{"id":"https://openalex.org/W2778082944","doi":"https://doi.org/10.1145/3120895.3120913","title":"FPGA based ASIC Emulator with High Speed Optical Serial Links","display_name":"FPGA based ASIC Emulator with High Speed Optical Serial Links","publication_year":2017,"publication_date":"2017-06-07","ids":{"openalex":"https://openalex.org/W2778082944","doi":"https://doi.org/10.1145/3120895.3120913","mag":"2778082944"},"language":"en","primary_location":{"id":"doi:10.1145/3120895.3120913","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056726670","display_name":"Murase Futoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Futoshi Murase","raw_affiliation_strings":["Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Kumamoto University, Kumamoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.17747842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9549999833106995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.796414315700531},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7854313850402832},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7334822416305542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.564812183380127},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5548108816146851},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5269333124160767},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5152309536933899},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5144631862640381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5132648944854736},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42779120802879333},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.3637133240699768},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17939576506614685},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08419159054756165}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.796414315700531},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7854313850402832},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7334822416305542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.564812183380127},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5548108816146851},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5269333124160767},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5152309536933899},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5144631862640381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5132648944854736},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42779120802879333},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.3637133240699768},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17939576506614685},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08419159054756165},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3120895.3120913","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2060736133","https://openalex.org/W2070471878","https://openalex.org/W2099807878","https://openalex.org/W2135522683","https://openalex.org/W2525249562"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W1485756991","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2376218453","https://openalex.org/W2540393334","https://openalex.org/W2984236338","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,68,82],"multiple":[3],"FPGA":[4],"system":[5,22,37,74],"using":[6,48,62],"high":[7,54],"speed":[8,55],"optical":[9,53],"serial":[10,56],"interface":[11,57],"built":[12],"in":[13],"recent":[14],"FPGAs":[15],"and":[16,58],"construct":[17],"ASIC":[18],"emulator.":[19],"Although":[20],"conventional":[21],"which":[23,51],"uses":[24],"parallel":[25],"connection":[26],"is":[27],"limited":[28],"to":[29,89],"bandwidth":[30],"of":[31,34],"the":[32,46],"number":[33],"I/Os,":[35],"proposed":[36,73],"has":[38,52],"no":[39],"restriction.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44,70,80],"implement":[45],"circuit":[47],"Kintex":[49],"Ultrascale":[50],"evaluate":[59],"its":[60],"performance":[61],"five":[63],"VTR":[64],"benchmark":[65],"circuits.":[66],"As":[67],"result,":[69],"found":[71],"that":[72],"operated":[75],"at":[76],"21.3MHz.":[77],"Furthermore,":[78],"if":[79],"use":[81],"Virtex":[83],"Ultrascale+,":[84],"operating":[85],"frequency":[86],"increases":[87],"up":[88],"29.97MHz.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}