{"id":"https://openalex.org/W2765603733","doi":"https://doi.org/10.1145/3109984.3110016","title":"A 34fJ/conversion-step 10-bit 6.66MS/s SAR ADC with built-in digital calibration in 130nm CMOS","display_name":"A 34fJ/conversion-step 10-bit 6.66MS/s SAR ADC with built-in digital calibration in 130nm CMOS","publication_year":2017,"publication_date":"2017-08-28","ids":{"openalex":"https://openalex.org/W2765603733","doi":"https://doi.org/10.1145/3109984.3110016","mag":"2765603733"},"language":"en","primary_location":{"id":"doi:10.1145/3109984.3110016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3109984.3110016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046636584","display_name":"Felipe Makara","orcid":null},"institutions":[{"id":"https://openalex.org/I52418104","display_name":"Universidade Federal do Paran\u00e1","ror":"https://ror.org/05syd6y78","country_code":"BR","type":"education","lineage":["https://openalex.org/I52418104"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe Makara","raw_affiliation_strings":["UFPR, Brazil"],"affiliations":[{"raw_affiliation_string":"UFPR, Brazil","institution_ids":["https://openalex.org/I52418104"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071411928","display_name":"Lucas Mangini","orcid":null},"institutions":[{"id":"https://openalex.org/I52418104","display_name":"Universidade Federal do Paran\u00e1","ror":"https://ror.org/05syd6y78","country_code":"BR","type":"education","lineage":["https://openalex.org/I52418104"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Mangini","raw_affiliation_strings":["UFPR, Brazil"],"affiliations":[{"raw_affiliation_string":"UFPR, Brazil","institution_ids":["https://openalex.org/I52418104"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031958188","display_name":"Andr\u00e9 Mariano","orcid":"https://orcid.org/0000-0002-6522-6049"},"institutions":[{"id":"https://openalex.org/I52418104","display_name":"Universidade Federal do Paran\u00e1","ror":"https://ror.org/05syd6y78","country_code":"BR","type":"education","lineage":["https://openalex.org/I52418104"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 A. Mariano","raw_affiliation_strings":["UFPR, Brazil"],"affiliations":[{"raw_affiliation_string":"UFPR, Brazil","institution_ids":["https://openalex.org/I52418104"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046636584"],"corresponding_institution_ids":["https://openalex.org/I52418104"],"apc_list":null,"apc_paid":null,"fwci":0.1275,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48632035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"180","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8652768135070801},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.8481601476669312},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.786065399646759},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6162235736846924},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5287423133850098},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.504625678062439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4705488979816437},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.44898560643196106},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4211995601654053},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.28430426120758057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2757001221179962},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2290048599243164},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17044082283973694}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8652768135070801},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.8481601476669312},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.786065399646759},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6162235736846924},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5287423133850098},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.504625678062439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4705488979816437},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.44898560643196106},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4211995601654053},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.28430426120758057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2757001221179962},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2290048599243164},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17044082283973694},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3109984.3110016","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3109984.3110016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G3529340411","display_name":null,"funder_award_id":"310627/2014-1","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1977030506","https://openalex.org/W1980893811","https://openalex.org/W2005629010","https://openalex.org/W2050932080","https://openalex.org/W2078717740","https://openalex.org/W2131792101"],"related_works":["https://openalex.org/W4386387962","https://openalex.org/W4385956114","https://openalex.org/W2593119273","https://openalex.org/W2747582581","https://openalex.org/W2008952700","https://openalex.org/W2593068112","https://openalex.org/W3156142317","https://openalex.org/W4297513244","https://openalex.org/W2783221760","https://openalex.org/W169064491"],"abstract_inverted_index":{"A":[0,32],"10-bit":[1],"single-channel":[2],"SAR":[3,42],"ADC":[4,43],"is":[5,15,65,85],"designed":[6],"in":[7,25,66],"a":[8,18,22,48,54,77],"130nm":[9],"CMOS":[10],"technology.":[11],"An":[12],"original":[13],"DAC":[14],"proposed,":[16],"merging":[17],"binary-weighted":[19],"structure":[20],"and":[21],"C/2C":[23],"topology":[24],"order":[26,68],"to":[27],"reduce":[28],"overall":[29],"energy":[30],"consumption.":[31],"built-in":[33],"calibration":[34],"circuit":[35],"improves":[36],"the":[37,67],"conversion":[38],"accuracy.":[39],"The":[40,62,82],"proposed":[41],"samples":[44],"at":[45],"6.66MHz,":[46],"achieving":[47],"SNDR":[49],"of":[50,59,69,80],"49.78":[51],"dB":[52],"for":[53],"1MHz":[55],"input":[56],"signal":[57],"(ENOB":[58],"8":[60],"bits).":[61],"simulated":[63],"INL":[64],"\u00b12":[70],"LSB,":[71],"while":[72],"consuming":[73],"only":[74],"58uW":[75],"under":[76],"supply":[78],"voltage":[79],"1V.":[81],"resulting":[83],"FOM":[84],"34fJ/conversion-step.":[86]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}