{"id":"https://openalex.org/W2766873319","doi":"https://doi.org/10.1145/3109984.3109998","title":"Estimation methods for static noise margins in CMOS subthreshold logic circuits","display_name":"Estimation methods for static noise margins in CMOS subthreshold logic circuits","publication_year":2017,"publication_date":"2017-08-28","ids":{"openalex":"https://openalex.org/W2766873319","doi":"https://doi.org/10.1145/3109984.3109998","mag":"2766873319"},"language":"en","primary_location":{"id":"doi:10.1145/3109984.3109998","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3109984.3109998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004981243","display_name":"Felipe T. Bortolon","orcid":"https://orcid.org/0000-0001-6288-978X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe T. Bortolon","raw_affiliation_strings":["UFRGS - Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["PUCRS - Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PUCRS - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["PUCRS - Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PUCRS - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["UFRGS - Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS - Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004981243"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14528367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8147925138473511},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8071891665458679},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6232854723930359},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6089624762535095},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5799936056137085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5198962688446045},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5109183192253113},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.47485116124153137},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4277641177177429},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3812013566493988},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3674886226654053},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2816430926322937},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2747633457183838},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09306541085243225}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8147925138473511},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8071891665458679},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6232854723930359},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6089624762535095},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5799936056137085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5198962688446045},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5109183192253113},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.47485116124153137},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4277641177177429},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3812013566493988},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3674886226654053},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2816430926322937},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2747633457183838},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09306541085243225},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3109984.3109998","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3109984.3109998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W603465109","https://openalex.org/W1603934303","https://openalex.org/W1667450925","https://openalex.org/W2002612140","https://openalex.org/W2041069167","https://openalex.org/W2086579954","https://openalex.org/W2087107264","https://openalex.org/W2097579177","https://openalex.org/W2103341962","https://openalex.org/W2149521191","https://openalex.org/W2157024459","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2806295079","https://openalex.org/W3086682201","https://openalex.org/W2045814909","https://openalex.org/W2743772479","https://openalex.org/W2389800961","https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W1995389502","https://openalex.org/W2130544382"],"abstract_inverted_index":{"Operating":[0],"CMOS":[1,67,164,181,200],"circuits":[2],"at":[3,15,50],"subthreshold":[4,66],"supply":[5],"voltages":[6],"is":[7,42,176],"an":[8],"attractive":[9],"solution":[10],"for":[11,23,158,180],"substantial":[12],"energy":[13],"reduction,":[14],"the":[16,33,43,56,94,106,124,131,148,170,177],"expense":[17],"of":[18,27,32,35,76,133,150,163],"strong":[19],"timing":[20],"performance":[21],"degradation,":[22],"a":[24,73,79,198],"broad":[25],"range":[26,132],"battery":[28],"operated":[29],"appliances.":[30],"One":[31],"challenges":[34],"this":[36],"approach":[37],"in":[38,65,185,197],"current":[39],"technology":[40],"nodes":[41],"reduced":[44],"available":[45],"noise":[46],"margin":[47],"when":[48],"operating":[49,184],"low":[51],"supplies.":[52],"This":[53],"paper":[54],"evaluates":[55],"Static":[57],"Noise":[58],"Margin":[59],"(SNM)":[60],"to":[61,100,115,119,136,146,173],"ensure":[62],"reliable":[63],"estimations":[64],"circuits.":[68],"The":[69,88,108],"evaluation":[70],"starts":[71],"with":[72,195],"DC":[74,95,109],"simulation":[75,96,110,193],"cells,":[77],"providing":[78],"guideline":[80],"on":[81,156],"how":[82],"its":[83],"inputs":[84],"should":[85],"be":[86],"stressed.":[87],"analysis":[89],"shows":[90],"that":[91,169],"improperly":[92],"employing":[93],"may":[97],"lead":[98],"up":[99],"70%":[101],"worst":[102],"results,":[103,140],"thereby":[104],"underestimating":[105],"SNM.":[107],"methodology":[111],"was":[112],"applied":[113],"herein":[114],"three":[116],"different":[117,160],"techniques,":[118],"identify":[120],"which":[121],"can":[122],"reduce":[123],"SNM":[125,157,175],"pessimism":[126],"without":[127],"overestimating.":[128],"To":[129],"extended":[130],"assessment,":[134],"and":[135,153],"allow":[137],"more":[138],"accurate":[139],"Monte":[141],"Carlo":[142],"simulations":[143],"are":[144,189],"used":[145],"evaluate":[147],"impact":[149],"both":[151],"process":[152],"temperature":[154],"variations":[155],"15":[159],"pairs":[161],"(combinations)":[162],"logic":[165,182],"cells.":[166],"Results":[167],"suggest":[168],"maximum-square":[171],"technique":[172],"define":[174],"most":[178],"suitable":[179],"circuit":[183],"subthreshold.":[186],"Those":[187],"methods":[188],"validated":[190],"through":[191],"extensive":[192],"experiments":[194],"cells":[196],"65-nm":[199],"bulk":[201],"technology.":[202]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}