{"id":"https://openalex.org/W2725159389","doi":"https://doi.org/10.1145/3085572","title":"CACTI 7","display_name":"CACTI 7","publication_year":2017,"publication_date":"2017-06-28","ids":{"openalex":"https://openalex.org/W2725159389","doi":"https://doi.org/10.1145/3085572","mag":"2725159389"},"language":"en","primary_location":{"id":"doi:10.1145/3085572","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3085572","pdf_url":null,"source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087056095","display_name":"Rajeev Balasubramonian","orcid":"https://orcid.org/0009-0009-4093-5904"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajeev Balasubramonian","raw_affiliation_strings":["University of Utah"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034067036","display_name":"Naveen Muralimanohar","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Muralimanohar","raw_affiliation_strings":["Hewlett Packard Labs"],"affiliations":[{"raw_affiliation_string":"Hewlett Packard Labs","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067008084","display_name":"Ali Shafiee","orcid":"https://orcid.org/0000-0001-7154-9138"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Shafiee","raw_affiliation_strings":["University of Utah"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005194074","display_name":"Vaishnav Srinivas","orcid":"https://orcid.org/0009-0009-7929-2520"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vaishnav Srinivas","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5087056095"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":17.5682,"has_fulltext":false,"cited_by_count":500,"citation_normalized_percentile":{"value":0.99631464,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"14","issue":"2","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7838197946548462},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6480501294136047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5632702708244324},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5082661509513855},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4835379123687744},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.46354860067367554},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44546616077423096},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4394177198410034},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43853792548179626},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4314807951450348},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4257122576236725},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.42036300897598267},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4027497172355652},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.35226619243621826},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34840238094329834},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.31039342284202576},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.26987171173095703},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2537638545036316},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25311586260795593},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2241257131099701},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15604960918426514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11516055464744568},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1068977415561676}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7838197946548462},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6480501294136047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5632702708244324},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5082661509513855},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4835379123687744},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.46354860067367554},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44546616077423096},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4394177198410034},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43853792548179626},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4314807951450348},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4257122576236725},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.42036300897598267},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4027497172355652},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.35226619243621826},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34840238094329834},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.31039342284202576},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.26987171173095703},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2537638545036316},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25311586260795593},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2241257131099701},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15604960918426514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11516055464744568},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1068977415561676},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3085572","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3085572","pdf_url":null,"source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4567971937","display_name":null,"funder_award_id":"CNS-1302663, CNS-1423583 and CCF-1564302","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1981220134","https://openalex.org/W2003312212","https://openalex.org/W2010202670","https://openalex.org/W2022655850","https://openalex.org/W2031915304","https://openalex.org/W2034861439","https://openalex.org/W2048588974","https://openalex.org/W2078719134","https://openalex.org/W2095076490","https://openalex.org/W2099528849","https://openalex.org/W2101022290","https://openalex.org/W2102449048","https://openalex.org/W2104305170","https://openalex.org/W2105102111","https://openalex.org/W2112121929","https://openalex.org/W2112181056","https://openalex.org/W2139766816","https://openalex.org/W2143823686","https://openalex.org/W2144518192","https://openalex.org/W2155694951","https://openalex.org/W2160428323","https://openalex.org/W2161047342","https://openalex.org/W2164188348","https://openalex.org/W2164586147","https://openalex.org/W2165473669","https://openalex.org/W2166984288","https://openalex.org/W2189465200","https://openalex.org/W2474451066","https://openalex.org/W3140772298","https://openalex.org/W4240163901"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W2079019992","https://openalex.org/W2546565930","https://openalex.org/W4293159259","https://openalex.org/W3006048143","https://openalex.org/W2534610203","https://openalex.org/W2181798140","https://openalex.org/W2151951695","https://openalex.org/W2903040985","https://openalex.org/W3163082695"],"abstract_inverted_index":{"Historically,":[0],"server":[1],"designers":[2],"have":[3,178],"opted":[4],"for":[5,63,110,228,238,354,362],"simple":[6,217],"memory":[7,17,29,37,66,78,97,111,131,148,195,338,367],"systems":[8],"by":[9,226,234],"picking":[10],"one":[11],"of":[12,34,51,88,96,147,163,262,334,341],"a":[13,23,46,93,122,179,200,206,263,269,306,316,331,337],"few":[14],"commoditized":[15],"DDR":[16,71,207,229,239],"products.":[18],"We":[19,185,198,213],"are":[20,303],"already":[21],"witnessing":[22],"major":[24],"upheaval":[25],"in":[26,85,101,129],"the":[27,32,49,108,130,134,139,141,164,171,188,220,279,288,300,326,355,360],"off-chip":[28],"hierarchy,":[30],"with":[31,92,170],"introduction":[33],"many":[35],"new":[36,75,145,201,242,356],"products\u2014buffer-on-board,":[38],"LRDIMM,":[39],"HMC,":[40],"HBM,":[41],"and":[42,90,103,137,157,231,251,272,285,299,336,346,358],"NVMs,":[43],"to":[44,143,190,219,236,249,314],"name":[45],"few.":[47],"Given":[48],"plethora":[50],"choices,":[52],"it":[53,252],"is":[54,152,158,292],"expected":[55],"that":[56,124,174,204,215,275,321],"different":[57,61],"vendors":[58],"will":[59,82],"adopt":[60],"strategies":[62,81],"their":[64,86],"high-capacity":[65],"systems,":[67],"often":[68],"deviating":[69],"from":[70,278,364],"standards":[72],"and/or":[73],"integrating":[74],"functionality":[76],"within":[77],"systems.":[79,257],"These":[80],"likely":[83],"differ":[84],"choice":[87],"interconnect":[89,112],"topology,":[91],"significant":[94,180],"fraction":[95],"energy":[98,284],"being":[99],"dissipated":[100],"I/O":[102,127,183],"data":[104,290,323],"movement.":[105],"To":[106,282],"make":[107],"case":[109,352],"specialization,":[113],"this":[114,216,311],"paper":[115],"makes":[116],"three":[117,295],"contributions.":[118],"First,":[119],"we":[120,267],"design":[121,135,176,268,315],"tool":[123,151,172,189,357],"carefully":[125],"models":[126],"power":[128,339],"system,":[132],"explores":[133],"space,":[136],"gives":[138],"user":[140],"ability":[142],"define":[144],"types":[146],"interconnects/topologies.":[149],"The":[150,343],"validated":[153],"against":[154],"SPICE":[155],"models,":[156],"integrated":[159],"into":[160,209,294],"version":[161],"7":[162],"popular":[165],"CACTI":[166],"package.":[167],"Our":[168],"analysis":[169],"shows":[173],"several":[175],"parameters":[177],"impact":[181],"on":[182,325],"power.":[184],"then":[186],"use":[187],"help":[191],"craft":[192],"novel":[193],"specialized":[194],"system":[196],"channels.":[197,212],"introduce":[199],"relay-on-board":[202],"chip":[203],"partitions":[205],"channel":[208,221,291,345,348],"multiple":[210],"cascaded":[211,344],"show":[214,359],"change":[218],"topology":[222],"can":[223],"improve":[224,286],"performance":[225,332],"22%":[227],"DRAM":[230],"lower":[232,307],"cost":[233],"up":[235],"65%":[237],"DRAM.":[240],"This":[241,328],"architecture":[243,329],"does":[244],"not":[245],"require":[246],"any":[247],"changes":[248],"DIMMs,":[250],"efficiently":[253],"supports":[254],"hybrid":[255],"DRAM/NVM":[256],"Finally,":[258],"as":[259,351],"an":[260],"example":[261],"more":[264],"disruptive":[265],"architecture,":[266],"custom":[270],"DIMM":[271],"parallel":[273,297],"bus":[274],"moves":[276],"away":[277],"DDR3/DDR4":[280],"standards.":[281],"reduce":[283],"performance,":[287],"baseline":[289],"split":[293],"narrow":[296,347],"channels":[298],"on-DIMM":[301],"interconnects":[302],"operated":[304],"at":[305],"frequency.":[308],"In":[309],"addition,":[310],"allows":[312],"us":[313],"two-tier":[317],"error":[318],"protection":[319],"strategy":[320],"reduces":[322],"transfers":[324],"interconnect.":[327],"yields":[330],"improvement":[333],"18%":[335],"reduction":[340],"23%.":[342],"architectures":[349],"serve":[350],"studies":[353],"potential":[361],"benefit":[363],"re-organizing":[365],"basic":[366],"interconnects.":[368]},"counts_by_year":[{"year":2026,"cited_by_count":29},{"year":2025,"cited_by_count":118},{"year":2024,"cited_by_count":96},{"year":2023,"cited_by_count":59},{"year":2022,"cited_by_count":65},{"year":2021,"cited_by_count":57},{"year":2020,"cited_by_count":49},{"year":2019,"cited_by_count":22},{"year":2018,"cited_by_count":5}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2017-07-14T00:00:00"}