{"id":"https://openalex.org/W2741830349","doi":"https://doi.org/10.1145/3084690","title":"Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime","display_name":"Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2741830349","doi":"https://doi.org/10.1145/3084690","mag":"2741830349"},"language":"en","primary_location":{"id":"doi:10.1145/3084690","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3084690","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060393993","display_name":"Shuai Wang","orcid":"https://orcid.org/0000-0002-7814-240X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Wang","raw_affiliation_strings":["Nanjing University, Nanjing, Jiang Su, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, Jiang Su, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089359190","display_name":"Guangshan Duan","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangshan Duan","raw_affiliation_strings":["Nanjing University, Nanjing, Jiang Su, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, Jiang Su, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334827","display_name":"Yupeng Li","orcid":"https://orcid.org/0000-0002-4503-105X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yupeng Li","raw_affiliation_strings":["Nanjing University, Nanjing, Jiang Su, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, Jiang Su, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069177542","display_name":"Qianhao Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qianhao Dong","raw_affiliation_strings":["Nanjing University, Nanjing, Jiang Su, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, Jiang Su, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":1.3422,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.82156179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":"1","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8852025270462036},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6954071521759033},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6952097415924072},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5592235326766968},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.547418475151062},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5310350656509399},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.528265118598938},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4711182117462158},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4348789155483246},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42215728759765625},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.4176650643348694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35634690523147583},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.33480116724967957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2626110911369324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8852025270462036},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6954071521759033},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6952097415924072},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5592235326766968},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.547418475151062},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5310350656509399},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.528265118598938},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4711182117462158},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4348789155483246},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42215728759765625},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.4176650643348694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35634690523147583},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.33480116724967957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2626110911369324},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3084690","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3084690","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1967474856","https://openalex.org/W1979673079","https://openalex.org/W1979955706","https://openalex.org/W2003243790","https://openalex.org/W2008251984","https://openalex.org/W2009792503","https://openalex.org/W2010202670","https://openalex.org/W2017346811","https://openalex.org/W2019447341","https://openalex.org/W2032094184","https://openalex.org/W2043110529","https://openalex.org/W2061686471","https://openalex.org/W2073389687","https://openalex.org/W2085245868","https://openalex.org/W2087339326","https://openalex.org/W2091356762","https://openalex.org/W2096259250","https://openalex.org/W2097823832","https://openalex.org/W2111664042","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2115157620","https://openalex.org/W2125428294","https://openalex.org/W2127419525","https://openalex.org/W2130657217","https://openalex.org/W2134139346","https://openalex.org/W2135393827","https://openalex.org/W2142276919","https://openalex.org/W2143773524","https://openalex.org/W2147657366","https://openalex.org/W2150631020","https://openalex.org/W2154614859","https://openalex.org/W2155462575","https://openalex.org/W2160609361","https://openalex.org/W2161678437","https://openalex.org/W2164988937","https://openalex.org/W2168116639","https://openalex.org/W2170382128","https://openalex.org/W2913245236","https://openalex.org/W3147620158","https://openalex.org/W3150612471","https://openalex.org/W4214626551","https://openalex.org/W4214773815"],"related_works":["https://openalex.org/W2110995678","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2147122795","https://openalex.org/W2167303720","https://openalex.org/W2046128376","https://openalex.org/W2363672756","https://openalex.org/W2109715593","https://openalex.org/W3161817247","https://openalex.org/W2077899426"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1,38],"technologies":[2,8,39],"are":[3,117,133,201],"among":[4],"the":[5,11,21,30,36,41,52,57,76,80,84,89,93,97,101,107,123,143,147,154,160,164,179,187,221,224],"most":[6,31],"promising":[7],"for":[9,182,205],"implementing":[10],"main":[12],"memories":[13],"and":[14,19,24,96,112,128,185,195,198,203,216,231],"caches":[15,62,226],"in":[16],"future":[17],"microprocessors":[18],"replacing":[20],"traditional":[22],"DRAM":[23],"SRAM":[25],"technologies.":[26],"However,":[27],"one":[28],"of":[29,35,59,83,100,223],"challenging":[32],"design":[33,157],"issues":[34],"non-volatile":[37,60,225],"is":[40,72],"limited":[42],"write.":[43],"In":[44],"this":[45],"article,":[46],"we":[47,150,175],"first":[48],"propose":[49,151,176],"to":[50,55,74,79,152,158,177],"exploit":[51,153],"narrow-width":[53,85,102],"values":[54],"improve":[56,159,220],"lifetime":[58,222],"last-level":[61,180],"with":[63,135,228],"word-level":[64,137],"write":[65,77,90,110,131,144,188],"variation":[66,145],"reduction.":[67],"Leading":[68],"zeros":[69],"masking":[70],"scheme":[71],"proposed":[73,202],"reduce":[75,142],"stress":[78],"upper":[81,94],"half":[82,95,99],"data.":[86],"To":[87,140],"balance":[88,186],"variations":[91,189],"between":[92],"lower":[98],"data,":[103],"two":[104],"swapping":[105,138,199],"schemes,":[106,122],"swap":[108,113],"on":[109,114,146,163],"(SW)":[111],"replacement":[115],"(SRepl),":[116],"proposed.":[118],"Two":[119],"existing":[120],"optimization":[121],"multiple":[124],"dirty":[125],"bit":[126],"(MDB)":[127],"read":[129],"before":[130],"(RBW),":[132],"adopted":[134],"our":[136,214],"design.":[139],"further":[141],"partition":[148,178,191],"level,":[149],"cache":[155,171,181],"partitioning":[156,197],"lifetime.":[161],"Based":[162],"observation":[165],"that":[166,212],"different":[167,170,183,206],"applications":[168,184],"demonstrate":[169],"access":[172],"(write)":[173],"behaviors,":[174],"by":[190],"swapping.":[192],"Both":[193],"software-based":[194],"hardware-based":[196],"schemes":[200],"evaluated":[204],"situations.":[207],"Our":[208],"experimental":[209],"results":[210],"show":[211],"both":[213],"word-":[215],"partition-level":[217],"designs":[218],"can":[219],"effectively":[227],"low":[229],"performance":[230],"energy":[232],"overheads.":[233]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}