{"id":"https://openalex.org/W4233386150","doi":"https://doi.org/10.1145/3084464","title":"Design-Induced Latency Variation in Modern DRAM Chips","display_name":"Design-Induced Latency Variation in Modern DRAM Chips","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W4233386150","doi":"https://doi.org/10.1145/3084464"},"language":"en","primary_location":{"id":"doi:10.1145/3084464","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3084464","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3084464?download=true","source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3084464?download=true","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101991475","display_name":"Donghyuk Lee","orcid":"https://orcid.org/0009-0001-9572-5391"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghyuk Lee","raw_affiliation_strings":["NVIDIA, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070152284","display_name":"Samira Khan","orcid":"https://orcid.org/0000-0002-0300-3034"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Khan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013984674","display_name":"Lavanya Subramanian","orcid":"https://orcid.org/0000-0001-9809-3361"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lavanya Subramanian","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666743","display_name":"Saugata Ghose","orcid":"https://orcid.org/0000-0002-9138-0613"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saugata Ghose","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028280505","display_name":"Rachata Ausavarungnirun","orcid":"https://orcid.org/0000-0002-1459-0852"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachata Ausavarungnirun","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007585346","display_name":"Gennady Pekhimenko","orcid":"https://orcid.org/0000-0002-3839-0919"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gennady Pekhimenko","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029415636","display_name":"Vivek Seshadri","orcid":"https://orcid.org/0009-0000-4388-4246"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Seshadri","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["ETH Zurich & Carnegie Mellon University, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich & Carnegie Mellon University, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4608,"has_fulltext":true,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91228492,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"1","issue":"1","first_page":"1","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9554681777954102},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7116984724998474},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.65934818983078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6580930948257446},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5857468843460083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5252313613891602},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5134257078170776},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.47893816232681274},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42163902521133423},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29005858302116394},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2608371376991272},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.18929177522659302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11056733131408691},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07096055150032043},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.06182926893234253}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9554681777954102},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7116984724998474},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.65934818983078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6580930948257446},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5857468843460083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5252313613891602},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5134257078170776},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.47893816232681274},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42163902521133423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29005858302116394},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2608371376991272},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.18929177522659302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11056733131408691},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07096055150032043},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.06182926893234253}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3084464","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3084464","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3084464?download=true","source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3084464","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3084464","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3084464?download=true","source":{"id":"https://openalex.org/S4210193547","display_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","issn_l":"2476-1249","issn":["2476-1249"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Measurement and Analysis of Computing Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1136768637","display_name":"CSR: Small: High-Performance and Energy-Efficient Single-Level Stores: Efficient Coordinated Management of Storage and Memory","funder_award_id":"1320531","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G1546379000","display_name":"SHF: Large:Collaborative Research: Architecting the Next Generation Memory Hierarchy - A Holistic Approach","funder_award_id":"1212962","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5180482914","display_name":"CSR: Medium: Collaborative Research: Enabling GPUs as First-Class Computing Engines","funder_award_id":"1409723","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7909094654","display_name":null,"funder_award_id":"1212962, 1320531, 1409723","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320309327","display_name":"Google","ror":"https://ror.org/00njsd438"},{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4233386150.pdf","grobid_xml":"https://content.openalex.org/works/W4233386150.grobid-xml"},"referenced_works_count":67,"referenced_works":["https://openalex.org/W340653848","https://openalex.org/W755906292","https://openalex.org/W1496414880","https://openalex.org/W1559781097","https://openalex.org/W1578894366","https://openalex.org/W1963998358","https://openalex.org/W1970426108","https://openalex.org/W1981943579","https://openalex.org/W1983178358","https://openalex.org/W1992487929","https://openalex.org/W1999563089","https://openalex.org/W2019637638","https://openalex.org/W2027476456","https://openalex.org/W2034861439","https://openalex.org/W2038212693","https://openalex.org/W2038509324","https://openalex.org/W2045431893","https://openalex.org/W2058490651","https://openalex.org/W2060397112","https://openalex.org/W2065171379","https://openalex.org/W2086112773","https://openalex.org/W2094127360","https://openalex.org/W2102480477","https://openalex.org/W2103498248","https://openalex.org/W2107752016","https://openalex.org/W2108880814","https://openalex.org/W2112980698","https://openalex.org/W2114260887","https://openalex.org/W2115172404","https://openalex.org/W2116784058","https://openalex.org/W2120591095","https://openalex.org/W2120747262","https://openalex.org/W2124608923","https://openalex.org/W2129381159","https://openalex.org/W2135375281","https://openalex.org/W2142812297","https://openalex.org/W2150196852","https://openalex.org/W2158319074","https://openalex.org/W2158620667","https://openalex.org/W2161648335","https://openalex.org/W2164586147","https://openalex.org/W2170257519","https://openalex.org/W2170794761","https://openalex.org/W2171019527","https://openalex.org/W2172178742","https://openalex.org/W2231216812","https://openalex.org/W2233523872","https://openalex.org/W2293640271","https://openalex.org/W2331766458","https://openalex.org/W2332254524","https://openalex.org/W2418958843","https://openalex.org/W2517869808","https://openalex.org/W2529008862","https://openalex.org/W2537002257","https://openalex.org/W2540952785","https://openalex.org/W2545376626","https://openalex.org/W2556370608","https://openalex.org/W2612114356","https://openalex.org/W2612835180","https://openalex.org/W2621772158","https://openalex.org/W2624299682","https://openalex.org/W2626519144","https://openalex.org/W3004493283","https://openalex.org/W4233147525","https://openalex.org/W4238816702","https://openalex.org/W4239813889","https://openalex.org/W4255327858"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2536264121","https://openalex.org/W2338545698","https://openalex.org/W2083934844","https://openalex.org/W2900372418","https://openalex.org/W2181692804","https://openalex.org/W2540933489","https://openalex.org/W4233386150","https://openalex.org/W4382618825","https://openalex.org/W4221167253"],"abstract_inverted_index":{"Variation":[0],"has":[1,16],"been":[2],"shown":[3],"to":[4,91,116,131,146,196,216,240,264,278,288,321,353],"exist":[5],"across":[6,209,364],"the":[7,47,55,68,92,141,243,261,266,275,281,295],"cells":[8,89,101],"within":[9,40],"a":[10,33,41,148,210,328,365],"modern":[11,176],"DRAM":[12,43,56,87,126,149,177,186,191,212,232,245,268,290],"chip.":[13],"Prior":[14],"work":[15],"studied":[17],"and":[18,49,139,171,181,203,257],"exploited":[19],"several":[20],"forms":[21],"of":[22,36,51,297,359,367],"variation,":[23],"such":[24,312],"as":[25],"manufacturing-process-":[26],"or":[27],"temperature-induced":[28],"variation.":[29,218],"We":[30,105],"empirically":[31],"demonstrate":[32,170],"new":[34],"form":[35],"variation":[37,110,120,174,256],"that":[38,83,102,121,135,193,229,247,284,313],"exists":[39,122],"real":[42,86],"chip,":[44],"induced":[45],"by":[46,179,300,349],"design":[48],"placement":[50],"different":[52,58,72],"components":[53],"in":[54,60,84,111,123,175,206,316],"chip:":[57],"regions":[59,192,263,318],"DRAM,":[61],"based":[62],"on":[63,220],"their":[64,207],"relative":[65],"distances":[66],"from":[67],"peripheral":[69,93],"structures,":[70],"require":[71],"minimum":[73],"access":[74],"latencies":[75],"for":[76],"reliable":[77,161,371],"operation.":[78,163,372],"In":[79],"particular,":[80],"we":[81,167,225],"show":[82],"most":[85],"chips,":[88,127],"closer":[90],"structures":[94],"can":[95,136,285,332],"be":[96,286],"accessed":[97],"much":[98],"faster":[99],"than":[100,338],"are":[103,115,194,319],"farther.":[104],"call":[106],"this":[107,165],"phenomenon":[108],"design-induced":[109,119,217,255],"DRAM.":[112],"Our":[113,188,305],"goals":[114],"i)":[117],"understand":[118],"real,":[124],"state-of-the-art":[125],"ii)":[128],"exploit":[129],"it":[130],"develop":[132,226],"low-cost":[133],"mechanisms":[134,228,345],"dynamically":[137,241,279],"find":[138],"use":[140],"lowest":[142,244,267,282],"latency":[143,246,269,283,296,348],"at":[144,200,270,303],"which":[145,351],"operate":[147,289],"chip":[150,213],"reliably,":[151],"and,":[152],"thus,":[153],"iii)":[154],"improve":[155],"overall":[156,355],"system":[157,162,356],"performance":[158,357],"while":[159,369],"ensuring":[160,370],"To":[164],"end,":[166],"first":[168,276],"experimentally":[169],"analyze":[172],"designed-induced":[173],"devices":[178],"testing":[180],"characterizing":[182],"96":[183],"DIMMs":[184],"(768":[185],"chips).":[187],"characterization":[189],"identifies":[190],"vulnerable":[195,262,317],"errors,":[197],"if":[198],"operated":[199],"lower":[201],"latency,":[202],"finds":[204],"consistency":[205],"locations":[208],"given":[211],"generation,":[214],"due":[215],"Based":[219],"our":[221,343],"extensive":[222],"experimental":[223],"analysis,":[224],"two":[227,344],"reliably":[230],"reduce":[231,346],"latency.":[233],"First,":[234],"DIVA":[235,252,292,308,330],"Profiling":[236,253,293],"uses":[237],"runtime":[238],"profiling":[239],"identify":[242],"does":[248],"not":[249],"introduce":[250],"failures.":[251],"exploits":[254],"periodically":[258],"profiles":[259],"only":[260],"determine":[265,280],"low":[271],"cost.":[272],"It":[273],"is":[274],"mechanism":[277],"used":[287],"reliably.":[291],"reduces":[294],"read/write":[298,347],"requests":[299],"35.1%/57.8%,":[301],"respectively,":[302],"55\u00b0C.":[304],"second":[306],"mechanism,":[307],"Shuffling,":[309],"shuffles":[310],"data":[311],"values":[314],"stored":[315],"mapped":[320],"multiple":[322],"error-correcting":[323],"code":[324],"(ECC)":[325],"codewords.":[326],"As":[327],"result,":[329],"Shuffling":[331],"correct":[333],"26%":[334],"more":[335],"multi-bit":[336],"errors":[337],"conventional":[339],"ECC.":[340],"Combined":[341],"together,":[342],"40.0%/60.5%,":[350],"translates":[352],"an":[354],"improvement":[358],"14.7%/13.7%/13.8%":[360],"(in":[361],"2-/4-/8-core":[362],"systems)":[363],"variety":[366],"workloads,":[368]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}