{"id":"https://openalex.org/W2626656071","doi":"https://doi.org/10.1145/3079856.3080240","title":"Hiding the Long Latency of Persist Barriers Using Speculative Execution","display_name":"Hiding the Long Latency of Persist Barriers Using Speculative Execution","publication_year":2017,"publication_date":"2017-06-15","ids":{"openalex":"https://openalex.org/W2626656071","doi":"https://doi.org/10.1145/3079856.3080240","mag":"2626656071"},"language":"en","primary_location":{"id":"doi:10.1145/3079856.3080240","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3079856.3080240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071189588","display_name":"Seunghee Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Seunghee Shin","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066115006","display_name":"James Tuck","orcid":"https://orcid.org/0000-0001-8975-0294"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tuck","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061775189","display_name":"Yan Solihin","orcid":"https://orcid.org/0000-0002-8863-941X"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Solihin","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071189588"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":7.2101,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.9803548,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8780907392501831},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6086456179618835},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.49969005584716797},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.46802955865859985},{"id":"https://openalex.org/keywords/persistent-data-structure","display_name":"Persistent data structure","score":0.4517587125301361},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43808430433273315},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.41441091895103455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39962857961654663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3458893895149231},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.19961941242218018},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1557360291481018}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8780907392501831},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6086456179618835},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.49969005584716797},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.46802955865859985},{"id":"https://openalex.org/C888380","wikidata":"https://www.wikidata.org/wiki/Q2427787","display_name":"Persistent data structure","level":2,"score":0.4517587125301361},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43808430433273315},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.41441091895103455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39962857961654663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3458893895149231},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.19961941242218018},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1557360291481018},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3079856.3080240","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3079856.3080240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1437323374","https://openalex.org/W1538552557","https://openalex.org/W1583642359","https://openalex.org/W1885534640","https://openalex.org/W1958945689","https://openalex.org/W1965912002","https://openalex.org/W1966151719","https://openalex.org/W2005887179","https://openalex.org/W2008904077","https://openalex.org/W2015194563","https://openalex.org/W2015990710","https://openalex.org/W2028802049","https://openalex.org/W2033811947","https://openalex.org/W2090249619","https://openalex.org/W2099537990","https://openalex.org/W2099661831","https://openalex.org/W2099706037","https://openalex.org/W2102449048","https://openalex.org/W2104954161","https://openalex.org/W2105900173","https://openalex.org/W2106018697","https://openalex.org/W2108014707","https://openalex.org/W2112744811","https://openalex.org/W2113637091","https://openalex.org/W2113751407","https://openalex.org/W2120518487","https://openalex.org/W2123608497","https://openalex.org/W2138146350","https://openalex.org/W2142101409","https://openalex.org/W2144133653","https://openalex.org/W2145148711","https://openalex.org/W2147926533","https://openalex.org/W2149379863","https://openalex.org/W2150662965","https://openalex.org/W2151290553","https://openalex.org/W2152318498","https://openalex.org/W2157808045","https://openalex.org/W2169000705","https://openalex.org/W2171564459","https://openalex.org/W2220914167","https://openalex.org/W2234174598","https://openalex.org/W2318200297","https://openalex.org/W2333451476","https://openalex.org/W2418183460","https://openalex.org/W2610308442","https://openalex.org/W4250884001","https://openalex.org/W4365800064"],"related_works":["https://openalex.org/W4231356583","https://openalex.org/W2800626838","https://openalex.org/W20575604","https://openalex.org/W1549133032","https://openalex.org/W2350588413","https://openalex.org/W2149050035","https://openalex.org/W966639569","https://openalex.org/W2367114910","https://openalex.org/W2370315441","https://openalex.org/W2884274120"],"abstract_inverted_index":{"Byte-addressable":[0],"non-volatile":[1],"memory":[2,30,49],"technology":[3],"is":[4],"emerging":[5],"as":[6],"an":[7],"alternative":[8],"for":[9,11,55],"DRAM":[10],"main":[12],"memory.":[13],"This":[14],"new":[15,72,82,103],"Non-Volatile":[16],"Main":[17],"Memory":[18],"(NVMM)":[19],"allows":[20],"programmers":[21],"to":[22,35,61,87],"store":[23],"important":[24],"data":[25,27],"in":[26,29,66],"structures":[28],"instead":[31],"of":[32,74],"serializing":[33],"it":[34,59,85],"the":[36],"file":[37],"system,":[38],"thereby":[39],"providing":[40],"a":[41,63,71],"substantial":[42],"performance":[43],"boost.":[44],"However,":[45],"modern":[46],"systems":[47],"reorder":[48],"operations":[50],"and":[51,79],"utilize":[52],"volatile":[53],"caches":[54],"better":[56],"performance,":[57],"making":[58],"difficult":[60],"ensure":[62],"consistent":[64],"state":[65],"NVMM.":[67],"Intel":[68],"recently":[69],"announced":[70],"set":[73],"persistence":[75],"instructions,":[76],"clflushopt,":[77],"clwb,":[78],"pcommit.":[80],"These":[81],"instructions":[83],"make":[84],"possible":[86],"implement":[88],"fail-safe":[89],"code":[90],"on":[91],"NVMM,":[92],"but":[93],"few":[94],"workloads":[95],"have":[96],"been":[97],"written":[98],"or":[99],"characterized":[100],"using":[101],"these":[102],"instructions.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}