{"id":"https://openalex.org/W2621772158","doi":"https://doi.org/10.1145/3078505.3078533","title":"Design-Induced Latency Variation in Modern DRAM Chips","display_name":"Design-Induced Latency Variation in Modern DRAM Chips","publication_year":2017,"publication_date":"2017-06-05","ids":{"openalex":"https://openalex.org/W2621772158","doi":"https://doi.org/10.1145/3078505.3078533","mag":"2621772158"},"language":"en","primary_location":{"id":"doi:10.1145/3078505.3078533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078505.3078533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer Systems","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101991475","display_name":"Donghyuk Lee","orcid":"https://orcid.org/0009-0001-9572-5391"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghyuk Lee","raw_affiliation_strings":["NVIDIA &amp; Carnegie Mellon University, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA &amp; Carnegie Mellon University, Austin, TX, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070152284","display_name":"Samira Khan","orcid":"https://orcid.org/0000-0002-0300-3034"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Khan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013984674","display_name":"Lavanya Subramanian","orcid":"https://orcid.org/0000-0001-9809-3361"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lavanya Subramanian","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666743","display_name":"Saugata Ghose","orcid":"https://orcid.org/0000-0002-9138-0613"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saugata Ghose","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028280505","display_name":"Rachata Ausavarungnirun","orcid":"https://orcid.org/0000-0002-1459-0852"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachata Ausavarungnirun","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007585346","display_name":"Gennady Pekhimenko","orcid":"https://orcid.org/0000-0002-3839-0919"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gennady Pekhimenko","raw_affiliation_strings":["Microsoft Research &amp; Carnegie Mellon University, Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research &amp; Carnegie Mellon University, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029415636","display_name":"Vivek Seshadri","orcid":"https://orcid.org/0009-0000-4388-4246"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Seshadri","raw_affiliation_strings":["Microsoft Research &amp; Carnegie Mellon University, Redmond, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Research &amp; Carnegie Mellon University, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253","https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["ETH Zurich &amp; Carnegie Mellon University, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich &amp; Carnegie Mellon University, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":90,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9708791971206665},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7126772403717041},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.698040246963501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6392241716384888},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6249459981918335},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5019590854644775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49055927991867065},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.45883363485336304},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4444359540939331},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4278290271759033},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.291953980922699},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28556299209594727},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1782897412776947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09057068824768066},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08301079273223877},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08020439743995667},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.07785302400588989},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.06872349977493286}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9708791971206665},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7126772403717041},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.698040246963501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6392241716384888},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6249459981918335},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5019590854644775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49055927991867065},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.45883363485336304},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4444359540939331},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4278290271759033},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.291953980922699},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28556299209594727},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1782897412776947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09057068824768066},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08301079273223877},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08020439743995667},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.07785302400588989},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.06872349977493286},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3078505.3078533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078505.3078533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7909094654","display_name":null,"funder_award_id":"1212962, 1320531, 1409723","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":89,"referenced_works":["https://openalex.org/W646173351","https://openalex.org/W755906292","https://openalex.org/W1496414880","https://openalex.org/W1504046403","https://openalex.org/W1559781097","https://openalex.org/W1578894366","https://openalex.org/W1579491185","https://openalex.org/W1874392977","https://openalex.org/W1963998358","https://openalex.org/W1965522623","https://openalex.org/W1970426108","https://openalex.org/W1975131093","https://openalex.org/W1981943579","https://openalex.org/W1983178358","https://openalex.org/W1992487929","https://openalex.org/W1999563089","https://openalex.org/W2019637638","https://openalex.org/W2027476456","https://openalex.org/W2034861439","https://openalex.org/W2038212693","https://openalex.org/W2038509324","https://openalex.org/W2040379684","https://openalex.org/W2043634607","https://openalex.org/W2045431893","https://openalex.org/W2058490651","https://openalex.org/W2060397112","https://openalex.org/W2065171379","https://openalex.org/W2086112773","https://openalex.org/W2094127360","https://openalex.org/W2102480477","https://openalex.org/W2103397328","https://openalex.org/W2103498248","https://openalex.org/W2107752016","https://openalex.org/W2108880814","https://openalex.org/W2112980698","https://openalex.org/W2114260887","https://openalex.org/W2115172404","https://openalex.org/W2116784058","https://openalex.org/W2119092821","https://openalex.org/W2120591095","https://openalex.org/W2120747262","https://openalex.org/W2122249806","https://openalex.org/W2123608497","https://openalex.org/W2124608923","https://openalex.org/W2129381159","https://openalex.org/W2129991978","https://openalex.org/W2134633067","https://openalex.org/W2135375281","https://openalex.org/W2135965542","https://openalex.org/W2140958850","https://openalex.org/W2142812297","https://openalex.org/W2145207212","https://openalex.org/W2150196852","https://openalex.org/W2155651153","https://openalex.org/W2157116240","https://openalex.org/W2158620667","https://openalex.org/W2161648335","https://openalex.org/W2163518473","https://openalex.org/W2164586147","https://openalex.org/W2170257519","https://openalex.org/W2170794761","https://openalex.org/W2171019527","https://openalex.org/W2172178742","https://openalex.org/W2233523872","https://openalex.org/W2293640271","https://openalex.org/W2331766458","https://openalex.org/W2332254524","https://openalex.org/W2342813629","https://openalex.org/W2414912620","https://openalex.org/W2418958843","https://openalex.org/W2513721464","https://openalex.org/W2517869808","https://openalex.org/W2529008862","https://openalex.org/W2537002257","https://openalex.org/W2540933489","https://openalex.org/W2540952785","https://openalex.org/W2545376626","https://openalex.org/W2546811911","https://openalex.org/W2556370608","https://openalex.org/W2559524942","https://openalex.org/W2612114356","https://openalex.org/W2612835180","https://openalex.org/W2624299682","https://openalex.org/W2626519144","https://openalex.org/W2912036117","https://openalex.org/W2951929711","https://openalex.org/W3004493283","https://openalex.org/W3100461726","https://openalex.org/W3112784795"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2536264121","https://openalex.org/W2516517078","https://openalex.org/W2900372418","https://openalex.org/W2338545698","https://openalex.org/W4382618825","https://openalex.org/W2924367614","https://openalex.org/W2181692804","https://openalex.org/W2912837441","https://openalex.org/W4221167253"],"abstract_inverted_index":{"Variation":[0],"has":[1,16],"been":[2],"shown":[3],"to":[4,91,116,131,146,239],"exist":[5],"across":[6],"the":[7,47,55,68,92,141,213,240,245],"cells":[8,89,101],"within":[9,40,216],"a":[10,33,41,148,217],"modern":[11,176,194],"DRAM":[12,43,56,87,126,149,177,186,195,218,246],"chip.":[13,247],"Prior":[14],"work":[15],"studied":[17],"and":[18,49,139,171,181,204,222,229],"exploited":[19],"several":[20],"forms":[21],"of":[22,36,51,244],"variation,":[23],"such":[24],"as":[25],"manufacturing-process-":[26],"or":[27],"temperature-induced":[28],"variation.":[29],"We":[30,105],"empirically":[31],"demonstrate":[32,170],"new":[34],"form":[35],"variation":[37,110,120,174,200],"that":[38,83,102,121,135,192],"exists":[39,122],"real":[42,86],"chip,":[44],"induced":[45],"by":[46,179],"design":[48],"placement":[50],"different":[52,58,72],"components":[53],"in":[54,60,84,111,123,175,201,212,226],"chip:":[57],"regions":[59],"DRAM,":[61],"based":[62],"on":[63],"their":[64],"relative":[65],"distances":[66],"from":[67],"peripheral":[69,93],"structures,":[70],"require":[71,233],"minimum":[73],"access":[74,208],"latencies":[75],"for":[76],"reliable":[77,161],"operation.":[78,163],"In":[79],"particular,":[80],"we":[81,167],"show":[82],"most":[85],"chips,":[88,127],"closer":[90],"structures":[94],"can":[95,136],"be":[96],"accessed":[97],"much":[98],"faster":[99],"than":[100,236],"are":[103,115],"farther.":[104],"call":[106],"this":[107,165,223],"phenomenon":[108],"design-induced":[109,119,198],"DRAM.":[112],"Our":[113,188],"goals":[114],"i)":[117,193],"understand":[118],"real,":[124],"state-of-the-art":[125],"ii)":[128,207],"exploit":[129],"it":[130],"develop":[132],"low-cost":[133],"mechanisms":[134],"dynamically":[137],"find":[138],"use":[140],"lowest":[142],"latency":[143,199,209,235],"at":[144],"which":[145],"operate":[147],"chip":[150],"reliably,":[151],"and,":[152],"thus,":[153],"iii)":[154,230],"improve":[155],"overall":[156],"system":[157,162],"performance":[158],"while":[159],"ensuring":[160],"To":[164],"end,":[166],"first":[168],"experimentally":[169],"analyze":[172],"designed-induced":[173],"devices":[178],"testing":[180],"characterizing":[182],"96":[183],"DIMMs":[184],"(768":[185],"chips).":[187],"experimental":[189],"study":[190],"shows":[191],"chips":[196],"exhibit":[197],"both":[202],"row":[203,214],"column":[205],"directions,":[206],"gradually":[210],"increases":[211],"direction":[215],"cell":[219],"array":[220],"(mat)":[221],"pattern":[224],"repeats":[225],"every":[227],"mat,":[228],"some":[231],"columns":[232],"higher":[234],"others":[237],"due":[238],"internal":[241],"hierarchical":[242],"organization":[243]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":19},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":19},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
