{"id":"https://openalex.org/W2615640470","doi":"https://doi.org/10.1145/3078468.3078482","title":"Heterogeneous- and NUMA-aware scheduling for many-core architectures","display_name":"Heterogeneous- and NUMA-aware scheduling for many-core architectures","publication_year":2017,"publication_date":"2017-05-19","ids":{"openalex":"https://openalex.org/W2615640470","doi":"https://doi.org/10.1145/3078468.3078482","mag":"2615640470"},"language":"en","primary_location":{"id":"doi:10.1145/3078468.3078482","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078468.3078482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th ACM International Systems and Storage Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113529031","display_name":"Panayiotis Petrides","orcid":null},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Panayiotis Petrides","raw_affiliation_strings":["University of Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043427541","display_name":"Pedro Trancoso","orcid":"https://orcid.org/0000-0002-2776-9253"},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]},{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Pedro Trancoso","raw_affiliation_strings":["University of Cyprus and Chalmers University of Technology"],"affiliations":[{"raw_affiliation_string":"University of Cyprus and Chalmers University of Technology","institution_ids":["https://openalex.org/I163151358","https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5113529031"],"corresponding_institution_ids":["https://openalex.org/I34771391"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05472981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8760355710983276},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.7579901218414307},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6696349382400513},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6117847561836243},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6063991785049438},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.56452476978302},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5448305010795593},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.49297356605529785},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48934048414230347},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.46459031105041504},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43264853954315186},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4181404113769531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3567849397659302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2829977869987488}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8760355710983276},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.7579901218414307},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6696349382400513},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6117847561836243},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6063991785049438},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.56452476978302},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5448305010795593},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.49297356605529785},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48934048414230347},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.46459031105041504},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43264853954315186},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4181404113769531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3567849397659302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2829977869987488},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3078468.3078482","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078468.3078482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th ACM International Systems and Storage Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.lib.chalmers.se:250737","is_oa":false,"landing_page_url":"http://publications.lib.chalmers.se/publication/250737-heterogeneous-and-numa-aware-scheduling-for-many-core-architectures","pdf_url":null,"source":{"id":"https://openalex.org/S4377196470","display_name":"Chalmers Publication Library (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text.Article.Conference.PeerReviewed"},{"id":"pmh:oai:research.chalmers.se:250737","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/250737","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1493147916","https://openalex.org/W1555695963","https://openalex.org/W1573776458","https://openalex.org/W1963637299","https://openalex.org/W1964232008","https://openalex.org/W1974420955","https://openalex.org/W1982290754","https://openalex.org/W1985539519","https://openalex.org/W1988781135","https://openalex.org/W2002671355","https://openalex.org/W2005838647","https://openalex.org/W2016414291","https://openalex.org/W2018285404","https://openalex.org/W2025549137","https://openalex.org/W2029804882","https://openalex.org/W2036853599","https://openalex.org/W2040344921","https://openalex.org/W2044014395","https://openalex.org/W2092466090","https://openalex.org/W2105579778","https://openalex.org/W2105947650","https://openalex.org/W2112121929","https://openalex.org/W2118703320","https://openalex.org/W2135505107","https://openalex.org/W2146434221","https://openalex.org/W2147943147","https://openalex.org/W2150139096","https://openalex.org/W2159025940","https://openalex.org/W2162082972","https://openalex.org/W2163961697","https://openalex.org/W2245649576","https://openalex.org/W2623057665","https://openalex.org/W4247264372"],"related_works":["https://openalex.org/W2082939521","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W2532617734","https://openalex.org/W2132401245","https://openalex.org/W3089341786","https://openalex.org/W2056138949","https://openalex.org/W1976244802","https://openalex.org/W2389333520","https://openalex.org/W2382635124"],"abstract_inverted_index":{"As":[0],"the":[1,30,62,66,69,72,75,80,85,115,143,159],"number":[2],"of":[3,45,48,68,145,158],"cores":[4,133,139],"increases":[5],"in":[6,148],"a":[7,43,56,156,168],"single":[8],"chip":[9],"processor,":[10],"several":[11],"challenges":[12],"arise:":[13],"wire":[14],"delays,":[15],"contention":[16,73],"for":[17,84],"out-of-chip":[18],"accesses,":[19],"and":[20,29,71,88],"core":[21,83],"heterogeneity.":[22],"In":[23,51,152],"order":[24],"to":[25,39,74,78,138,164,167],"address":[26],"these":[27],"issues":[28],"applications":[31,102,120,146],"demands,":[32],"future":[33],"large-scale":[34],"many-core":[35],"processors":[36],"are":[37,93,134],"expected":[38],"be":[40],"organized":[41],"as":[42,105],"collection":[44],"NUMA":[46],"clusters":[47],"heterogeneous":[49],"cores.":[50],"this":[52],"work":[53],"we":[54,154],"propose":[55],"scheduler":[57,113],"that":[58,100,129,140],"takes":[59],"into":[60],"account":[61],"non-uniform":[63],"memory":[64,76,87],"latency,":[65],"heterogeneity":[67],"cores,":[70],"controller":[77],"find":[79],"best":[81],"matching":[82],"application's":[86],"compute":[89],"requirements.":[90],"Scheduler":[91],"decisions":[92],"based":[94],"on":[95,114],"an":[96],"on-line":[97],"classification":[98],"process":[99],"determines":[101],"requirements":[103,144],"either":[104],"memory-":[106],"or":[107],"compute-bound.":[108],"We":[109],"evaluate":[110],"our":[111],"proposed":[112],"48-core":[116],"Intel":[117],"SCC":[118],"using":[119],"from":[121,162],"SPEC":[122],"CPU2006":[123],"benchmark":[124],"suite.":[125],"Our":[126],"results":[127,147],"show":[128],"even":[130],"when":[131],"all":[132],"busy,":[135],"migrating":[136],"processes":[137],"match":[141],"better":[142],"overall":[149],"performance":[150],"improvement.":[151],"particular":[153],"observed":[155],"reduction":[157],"execution":[160],"time":[161],"15%":[163],"36%":[165],"compared":[166],"random":[169],"static":[170],"scheduling":[171],"policy.":[172]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}