{"id":"https://openalex.org/W2612914350","doi":"https://doi.org/10.1145/3078155.3078169","title":"Creating High Performance Applications with Intel's FPGA OpenCL\u2122 SDK","display_name":"Creating High Performance Applications with Intel's FPGA OpenCL\u2122 SDK","publication_year":2017,"publication_date":"2017-05-10","ids":{"openalex":"https://openalex.org/W2612914350","doi":"https://doi.org/10.1145/3078155.3078169","mag":"2612914350"},"language":"en","primary_location":{"id":"doi:10.1145/3078155.3078169","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078155.3078169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Workshop on OpenCL","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["Intel Corporation Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082886544","display_name":"Utku Aydonat","orcid":"https://orcid.org/0000-0003-2510-5442"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Utku Aydonat","raw_affiliation_strings":["Intel Corporation Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079144168","display_name":"Shane O\u2019Connell","orcid":"https://orcid.org/0000-0002-1693-9157"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shane O'Connell","raw_affiliation_strings":["Intel Corporation Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061846371","display_name":"Davor Capalija","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Davor Capalija","raw_affiliation_strings":["Intel Corporation Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation Toronto, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030055647","display_name":"Gordon R. Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gordon R. Chiu","raw_affiliation_strings":["Intel Corporation Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation Toronto, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2312,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48088439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9232000112533569,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9232000112533569,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9157000184059143,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8398346900939941},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6437326669692993},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5994675159454346},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.550849437713623},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4263414144515991},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4198976755142212}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8398346900939941},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6437326669692993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5994675159454346},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.550849437713623},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4263414144515991},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4198976755142212}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3078155.3078169","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3078155.3078169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Workshop on OpenCL","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"After":[0],"decades":[1],"of":[2,60],"research,":[3],"High-Level":[4],"Synthesis":[5],"has":[6],"finally":[7],"caught":[8],"on":[9,47,62,69,74,94],"as":[10,119],"a":[11,27,33,63,70],"mainstream":[12],"design":[13,104],"technique":[14],"for":[15],"FPGAs.":[16],"However,":[17],"achieving":[18],"performance":[19,45,61,93],"results":[20,46],"that":[21,113,123],"are":[22],"comparable":[23],"to":[24,99,101,115,121],"designing":[25],"at":[26],"hardware":[28,103],"description":[29],"level":[30],"still":[31],"remains":[32],"challenge.":[34],"In":[35],"this":[36],"talk,":[37],"we":[38,41,54,57,86,107],"illustrate":[39],"how":[40,56,88],"achieve":[42,58,91],"world":[43],"class":[44],"HPC":[48],"applications":[49],"by":[50],"using":[51],"OpenCL.":[52],"Specifically,":[53],"show":[55,87],"1Tflop":[59],"matrix":[64],"multiply":[65],"and":[66],"over":[67],"1.3Tflops":[68],"CNN":[71],"application,":[72],"run":[73],"Intel's":[75],"20nm":[76],"Arria":[77],"10":[78],"FPGA":[79,96,125],"device.":[80],"By":[81],"leveraging":[82],"specific":[83],"coding":[84,111],"styles,":[85],"you":[89],"can":[90],"peak":[92],"the":[95,124],"without":[97],"having":[98],"resort":[100],"tedious":[102],"languages.":[105],"Finally,":[106],"will":[108],"describe":[109],"spatial":[110],"techniques":[112],"lead":[114],"efficient":[116],"structures,":[117],"such":[118],"systolic-arrays,":[120],"ensure":[122],"runs":[126],"efficiently.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}