{"id":"https://openalex.org/W2735826618","doi":"https://doi.org/10.1145/3073763.3073769","title":"Model-based framework for networks-on-chip design space exploration","display_name":"Model-based framework for networks-on-chip design space exploration","publication_year":2017,"publication_date":"2017-01-25","ids":{"openalex":"https://openalex.org/W2735826618","doi":"https://doi.org/10.1145/3073763.3073769","mag":"2735826618"},"language":"en","primary_location":{"id":"doi:10.1145/3073763.3073769","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3073763.3073769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086685216","display_name":"Yong Hu","orcid":"https://orcid.org/0000-0002-3837-1750"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yong Hu","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011419637","display_name":"Daniel Mueller-Gritschneder","orcid":"https://orcid.org/0000-0003-0903-631X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel M\u00fcller-Gritschneder","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086685216"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65242036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.828680157661438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7853063344955444},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7292706966400146},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6284888982772827},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.587207019329071},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5704411864280701},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5218683481216431},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5018162727355957},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4625745117664337},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45723897218704224},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.45683616399765015},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44551822543144226},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.426414430141449},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4115831255912781},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.40775686502456665},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36289775371551514},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19410300254821777},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14883461594581604}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.828680157661438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7853063344955444},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7292706966400146},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6284888982772827},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.587207019329071},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5704411864280701},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5218683481216431},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5018162727355957},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4625745117664337},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45723897218704224},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.45683616399765015},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44551822543144226},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.426414430141449},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4115831255912781},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.40775686502456665},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36289775371551514},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19410300254821777},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14883461594581604},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3073763.3073769","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3073763.3073769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1990799158","https://openalex.org/W2022673945","https://openalex.org/W2118231264","https://openalex.org/W2144658863","https://openalex.org/W2507281196","https://openalex.org/W3142586136","https://openalex.org/W4232919296","https://openalex.org/W4252974107","https://openalex.org/W4321637455"],"related_works":["https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2537443402","https://openalex.org/W4297990507","https://openalex.org/W2563906542","https://openalex.org/W2170029576","https://openalex.org/W2754086592","https://openalex.org/W2169714646","https://openalex.org/W2127249868","https://openalex.org/W2735826618"],"abstract_inverted_index":{"With":[0],"increasing":[1],"density":[2],"on":[3],"circuits,":[4],"more":[5],"cores":[6],"are":[7,26,124],"integrated.":[8],"Networks-on-chip":[9],"(NoCs)":[10],"is":[11,66,97,108],"emerged":[12],"as":[13,68],"a":[14,34,54,112],"solution":[15],"for":[16],"interconnect.":[17],"Many":[18],"router":[19],"architectures,":[20],"NoC":[21,30,64],"topologies":[22],"and":[23,45,91,103,116,133],"routing":[24],"algorithms":[25],"developed":[27,99],"to":[28,38,47,83,100],"improve":[29],"design.":[31],"This":[32],"brings":[33],"large":[35],"design":[36,65],"space":[37],"explore.":[39],"The":[40,106],"exploration":[41],"requires":[42],"various":[43],"models":[44],"tools":[46],"evaluate":[48],"NoCs.":[49],"So":[50],"this":[51],"paper":[52],"proposes":[53],"model-based":[55],"framework":[56,107],"that":[57],"can":[58,77],"integrate":[59],"different":[60,85],"evaluation":[61,86,123],"together.":[62],"Each":[63],"processed":[67],"one":[69],"model":[70],"using":[71],"Eclipse":[72],"Modelling":[73],"Framework":[74],"(EMF).":[75],"Models":[76],"be":[78],"used":[79],"in":[80],"code":[81],"generation":[82],"generate":[84],"models,":[87],"including":[88,126],"ORION,":[89],"SystemC":[90],"LISNoC":[92],"Verilog":[93],"description.":[94],"An":[95],"execution":[96],"further":[98],"compile,":[101],"execute":[102],"synthesize":[104],"models.":[105],"experimented":[109],"with":[110],"both":[111],"real":[113],"multi-media":[114],"application":[115],"random":[117],"traffic":[118],"tests.":[119],"Various":[120],"aspects":[121],"of":[122],"reported,":[125],"latency,":[127],"throughoutput,":[128],"buffer":[129],"utilization,":[130],"area,":[131],"power":[132],"so":[134],"on.":[135]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}