{"id":"https://openalex.org/W2912798987","doi":"https://doi.org/10.1145/3073763","title":"Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","display_name":"Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","publication_year":2017,"publication_date":"2017-01-25","ids":{"openalex":"https://openalex.org/W2912798987","doi":"https://doi.org/10.1145/3073763","mag":"2912798987"},"language":"en","primary_location":{"id":"doi:10.1145/3073763","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3073763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9236999750137329,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8541347980499268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6563496589660645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.500269889831543},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49824094772338867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4072173833847046},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3014429807662964}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8541347980499268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6563496589660645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.500269889831543},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49824094772338867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4072173833847046},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3014429807662964}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3073763","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3073763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2502691491","https://openalex.org/W2392009442","https://openalex.org/W2155685366","https://openalex.org/W2142443274","https://openalex.org/W13556768","https://openalex.org/W2154106283","https://openalex.org/W2100663632"],"abstract_inverted_index":{"As":[0],"the":[1,17,20,31],"number":[2],"of":[3,19,33],"functional":[4],"IP":[5,26,35],"blocks":[6,27],"connected":[7],"on":[8],"a":[9],"die":[10],"increase,":[11],"SoC":[12],"development":[13],"becomes":[14],"constrained":[15],"by":[16],"capabilities":[18],"on-chip":[21],"interconnect":[22],"that":[23],"connects":[24],"these":[25],"together.":[28],"And":[29],"as":[30],"use":[32],"commercial":[34],"increase":[36],"to":[37],"encompass":[38],"80%":[39],"or":[40],"...":[41]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}