{"id":"https://openalex.org/W2607387620","doi":"https://doi.org/10.1145/3065913.3065918","title":"RevAnC","display_name":"RevAnC","publication_year":2017,"publication_date":"2017-04-10","ids":{"openalex":"https://openalex.org/W2607387620","doi":"https://doi.org/10.1145/3065913.3065918","mag":"2607387620"},"language":"en","primary_location":{"id":"doi:10.1145/3065913.3065918","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3065913.3065918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th European Workshop on Systems Security","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.vu.nl/en/publications/5e7d60ef-367e-4383-a254-665f81611511","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038169665","display_name":"Stephan van Schaik","orcid":"https://orcid.org/0000-0003-4609-7103"},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stephan van Schaik","raw_affiliation_strings":["Vrije Universiteit Amsterdam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Amsterdam","institution_ids":["https://openalex.org/I865915315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082033768","display_name":"Kaveh Razavi","orcid":"https://orcid.org/0000-0002-8588-7100"},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kaveh Razavi","raw_affiliation_strings":["Vrije Universiteit Amsterdam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Amsterdam","institution_ids":["https://openalex.org/I865915315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068144901","display_name":"Ben Gras","orcid":null},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ben Gras","raw_affiliation_strings":["Vrije Universiteit Amsterdam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Amsterdam","institution_ids":["https://openalex.org/I865915315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029566823","display_name":"Herbert Bos","orcid":"https://orcid.org/0000-0001-6179-1510"},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Herbert Bos","raw_affiliation_strings":["Vrije Universiteit Amsterdam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Amsterdam","institution_ids":["https://openalex.org/I865915315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083941826","display_name":"Cristiano Giuffrida","orcid":"https://orcid.org/0000-0002-8329-5929"},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Cristiano Giuffrida","raw_affiliation_strings":["Vrije Universiteit Amsterdam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Amsterdam","institution_ids":["https://openalex.org/I865915315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I865915315"],"apc_list":null,"apc_paid":null,"fwci":0.4153,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.61139294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8556340336799622},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.5488489270210266},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5287972092628479},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.514388382434845},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.464983195066452},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4351348578929901},{"id":"https://openalex.org/keywords/page","display_name":"Page","score":0.4350542426109314},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4320750832557678},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.4108380079269409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4070463478565216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38694870471954346},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.34300681948661804},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3057512044906616},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.28013283014297485},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.21117079257965088},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.1737346053123474},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.10856449604034424},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.08779573440551758}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8556340336799622},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.5488489270210266},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5287972092628479},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.514388382434845},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.464983195066452},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4351348578929901},{"id":"https://openalex.org/C33925742","wikidata":"https://www.wikidata.org/wiki/Q361698","display_name":"Page","level":2,"score":0.4350542426109314},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4320750832557678},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.4108380079269409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4070463478565216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38694870471954346},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.34300681948661804},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3057512044906616},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.28013283014297485},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.21117079257965088},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.1737346053123474},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.10856449604034424},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.08779573440551758}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3065913.3065918","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3065913.3065918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th European Workshop on Systems Security","raw_type":"proceedings-article"},{"id":"pmh:oai:research.vu.nl:openaire/5e7d60ef-367e-4383-a254-665f81611511","is_oa":true,"landing_page_url":"https://research.vu.nl/en/publications/5e7d60ef-367e-4383-a254-665f81611511","pdf_url":null,"source":{"id":"https://openalex.org/S4306401107","display_name":"VU Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I865915315","host_organization_name":"Vrije Universiteit Amsterdam","host_organization_lineage":["https://openalex.org/I865915315"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Van Schaik, S, Razavi, K, Gras, B, Bos, H & Giuffrida, C 2017, RevAnC: A framework for reverse engineering hardware page table caches. in EuroSec'17: Proceedings of the 10th European Workshop on Systems Security., 3, Association for Computing Machinery, Inc, pp. 1-6, 10th European Workshop on Systems Security, EuroSec 2017, co-located with European Conference on Computer Systems, EuroSys 2017, Belgrade, Serbia, 23/04/17. https://doi.org/10.1145/3065913.3065918","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:research.vu.nl:publications/5e7d60ef-367e-4383-a254-665f81611511","is_oa":true,"landing_page_url":"http://www.scopus.com/inward/citedby.url?scp=85054815582&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306401107","display_name":"VU Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I865915315","host_organization_name":"Vrije Universiteit Amsterdam","host_organization_lineage":["https://openalex.org/I865915315"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Van Schaik, S, Razavi, K, Gras, B, Bos, H & Giuffrida, C 2017, RevAnC: A framework for reverse engineering hardware page table caches. in EuroSec'17: Proceedings of the 10th European Workshop on Systems Security., 3, Association for Computing Machinery, Inc, pp. 1-6, 10th European Workshop on Systems Security, EuroSec 2017, co-located with European Conference on Computer Systems, EuroSys 2017, Belgrade, Serbia, 23/04/17. https://doi.org/10.1145/3065913.3065918","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:research.vu.nl:openaire/5e7d60ef-367e-4383-a254-665f81611511","is_oa":true,"landing_page_url":"https://research.vu.nl/en/publications/5e7d60ef-367e-4383-a254-665f81611511","pdf_url":null,"source":{"id":"https://openalex.org/S4306401107","display_name":"VU Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I865915315","host_organization_name":"Vrije Universiteit Amsterdam","host_organization_lineage":["https://openalex.org/I865915315"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Van Schaik, S, Razavi, K, Gras, B, Bos, H & Giuffrida, C 2017, RevAnC: A framework for reverse engineering hardware page table caches. in EuroSec'17: Proceedings of the 10th European Workshop on Systems Security., 3, Association for Computing Machinery, Inc, pp. 1-6, 10th European Workshop on Systems Security, EuroSec 2017, co-located with European Conference on Computer Systems, EuroSys 2017, Belgrade, Serbia, 23/04/17. https://doi.org/10.1145/3065913.3065918","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G312280494","display_name":null,"funder_award_id":"639.023.309","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"},{"id":"https://openalex.org/G4937468798","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G667776622","display_name":"Secure Hardware-Software Architectures for Robust Computing Systems","funder_award_id":"644571","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7880295628","display_name":null,"funder_award_id":"NWO 639.023.309","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1427174644","https://openalex.org/W1488058190","https://openalex.org/W1605557845","https://openalex.org/W1964281299","https://openalex.org/W1969338270","https://openalex.org/W1992741024","https://openalex.org/W1997493523","https://openalex.org/W2049403384","https://openalex.org/W2061354941","https://openalex.org/W2065540707","https://openalex.org/W2093828978","https://openalex.org/W2109219878","https://openalex.org/W2111927651","https://openalex.org/W2112968990","https://openalex.org/W2124360577","https://openalex.org/W2474699623","https://openalex.org/W2491829854","https://openalex.org/W2516668814","https://openalex.org/W2529582363","https://openalex.org/W2532499458","https://openalex.org/W2537014044","https://openalex.org/W2564856904"],"related_works":["https://openalex.org/W1437641643","https://openalex.org/W3196094483","https://openalex.org/W2152001105","https://openalex.org/W3145425992","https://openalex.org/W2576253365","https://openalex.org/W2362061522","https://openalex.org/W2888832568","https://openalex.org/W1595196049","https://openalex.org/W2152673879","https://openalex.org/W2116578804"],"abstract_inverted_index":{"Recent":[0],"hardware-based":[1],"attacks":[2,27],"that":[3,216],"compromise":[4],"systems":[5],"with":[6,23,123],"Rowhammer":[7],"or":[8,147],"bypass":[9],"address-space":[10],"layout":[11],"randomization":[12],"rely":[13],"on":[14,108,157,189,200,212],"how":[15,120],"the":[16,41,48,98,109,141,151,176,190],"processor's":[17],"memory":[18,104],"management":[19],"unit":[20],"(MMU)":[21],"interacts":[22],"page":[24,32,50,69,88,154,179,197],"tables.":[25,89],"These":[26],"often":[28,134],"need":[29],"to":[30,37,81,101],"reload":[31],"tables":[33],"repeatedly":[34],"in":[35,40,136],"order":[36],"observe":[38],"changes":[39],"target":[42],"system's":[43],"behavior.":[44],"To":[45,90],"speed":[46],"up":[47],"MMU's":[49],"table":[51,70,155,180,198],"lookups,":[52],"modern":[53],"processors":[54],"make":[55],"use":[56],"of":[57,60,114,153],"multiple":[58],"levels":[59],"caches":[61,71,84,93,116,132,156,181,199,211],"such":[62],"as":[63,117,119],"translation":[64],"lookaside":[65],"buffers":[66],"(TLBs),":[67],"special-purpose":[68],"and":[72,112,130,175,222],"even":[73],"general":[74],"data":[75,131],"caches.":[76],"A":[77],"successful":[78],"attack":[79,188],"needs":[80,100],"flush":[82,91],"these":[83,92,115,178,210],"reliably":[85],"before":[86],"accessing":[87],"from":[94,219],"an":[95,166],"unprivileged":[96],"process,":[97],"attacker":[99],"create":[102],"specialized":[103],"access":[105],"patterns":[106],"based":[107],"internal":[110,172],"architecture":[111],"size":[113,174],"well":[118],"they":[121],"interact":[122],"each":[124],"other.":[125],"While":[126],"information":[127,149],"about":[128,150],"TLBs":[129],"are":[133],"reported":[135],"processor":[137],"manuals":[138],"released":[139],"by":[140,182],"vendors,":[142],"there":[143],"is":[144],"typically":[145],"little":[146],"no":[148],"properties":[152],"different":[158,214],"processors.":[159],"In":[160],"this":[161],"paper,":[162],"we":[163,217],"describe":[164],"RevAnC,":[165],"open-source":[167],"framework":[168],"for":[169,208],"reverse":[170,195],"engineering":[171],"architecture,":[173],"behavior":[177],"retrofitting":[183],"a":[184,205],"recently":[185],"proposed":[186],"EVICT+TIME":[187],"MMU.":[191],"RevAnC":[192],"can":[193],"automatically":[194],"engineer":[196],"new":[201],"architectures":[202],"while":[203],"providing":[204],"convenient":[206],"interface":[207],"flushing":[209],"23":[213],"microarchitectures":[215],"evaluated":[218],"Intel,":[220],"ARM":[221],"AMD.":[223]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2017-04-28T00:00:00"}