{"id":"https://openalex.org/W2626091927","doi":"https://doi.org/10.1145/3061639.3062312","title":"Retiming of Two-Phase Latch-Based Resilient Circuits","display_name":"Retiming of Two-Phase Latch-Based Resilient Circuits","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2626091927","doi":"https://doi.org/10.1145/3061639.3062312","mag":"2626091927"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080506562","display_name":"Hsiao-Lun Wang","orcid":"https://orcid.org/0000-0003-0493-8701"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hsiao-Lun Wang","raw_affiliation_strings":["Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101470076","display_name":"Minghe Zhang","orcid":"https://orcid.org/0000-0002-5673-3807"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minghe Zhang","raw_affiliation_strings":["Department of Microelectronics and Nanoelectronics, Tsinghua University, Tsinghua, China"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Nanoelectronics, Tsinghua University, Tsinghua, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Beerel","raw_affiliation_strings":["Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Dept. of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080506562"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68943404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9506212472915649},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7204529643058777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.678673505783081},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6364080905914307},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6158134937286377},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4994351863861084},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47389522194862366},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46925899386405945},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45235612988471985},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44396647810935974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42247670888900757},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35418981313705444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1749473214149475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11186206340789795}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9506212472915649},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7204529643058777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.678673505783081},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6364080905914307},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6158134937286377},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4994351863861084},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47389522194862366},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46925899386405945},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45235612988471985},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44396647810935974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42247670888900757},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35418981313705444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1749473214149475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11186206340789795},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1546526482","https://openalex.org/W1911029421","https://openalex.org/W1971700309","https://openalex.org/W1977545325","https://openalex.org/W1998525920","https://openalex.org/W2023185533","https://openalex.org/W2025340565","https://openalex.org/W2082597509","https://openalex.org/W2112759671","https://openalex.org/W2114967122","https://openalex.org/W2124429975","https://openalex.org/W2151802820","https://openalex.org/W2153495753","https://openalex.org/W2156667996","https://openalex.org/W2157398460","https://openalex.org/W2171577385","https://openalex.org/W2178304595","https://openalex.org/W2215665513","https://openalex.org/W2401797601","https://openalex.org/W3117862400","https://openalex.org/W3144939025","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W4250455229","https://openalex.org/W2111485030","https://openalex.org/W2169017341","https://openalex.org/W2062802485","https://openalex.org/W2155487883","https://openalex.org/W1984491986","https://openalex.org/W4239300123","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"Timing":[0],"resilient":[1,26,55],"design":[2],"has":[3],"shown":[4],"significant":[5],"promise":[6],"in":[7],"mitigating":[8],"the":[9,59,62,82,85],"excess":[10],"margins":[11],"associated":[12],"with":[13],"rare":[14],"worst-case":[15],"data":[16],"and":[17,21,41,66,80],"increased":[18],"process,":[19],"voltage,":[20],"temperature":[22],"(PVT)":[23],"variations.":[24],"However,":[25],"circuits":[27,56],"need":[28],"error":[29,67],"detecting":[30,68],"sequential":[31,86],"logic":[32],"(EDL)":[33],"to":[34,57,93,97],"detect":[35],"timing":[36],"errors":[37],"which":[38],"represents":[39],"area":[40],"power":[42],"overhead.":[43],"This":[44],"article":[45],"proposes":[46],"a":[47],"new":[48],"network-simplex-based":[49],"retiming":[50],"method":[51,76],"for":[52],"two-phase":[53],"latch-based":[54],"reduce":[58],"overhead":[60],"of":[61,64,84,91],"combination":[63],"normal":[65],"latches.":[69],"Our":[70],"experimental":[71],"results":[72],"show":[73],"that":[74],"our":[75],"is":[77],"computationally":[78],"efficient":[79],"reduces":[81],"cost":[83],"elements":[87],"by":[88],"an":[89],"average":[90],"up":[92],"20%":[94],"when":[95],"compared":[96],"traditional":[98],"methods.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}