{"id":"https://openalex.org/W2626640008","doi":"https://doi.org/10.1145/3061639.3062295","title":"Optimal Circuits for Parallel Bit Reversal","display_name":"Optimal Circuits for Parallel Bit Reversal","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2626640008","doi":"https://doi.org/10.1145/3061639.3062295","mag":"2626640008"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062295","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062295","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062295&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=3062295&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100616782","display_name":"Ren Chen","orcid":"https://orcid.org/0000-0003-3501-7630"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ren Chen","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100616782"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60007144,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7641044855117798},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6909220814704895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6825782656669617},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6141381859779358},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4961879849433899},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4779413044452667},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3905596137046814},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.29605627059936523},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20517131686210632},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.18262091279029846},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1581020951271057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12308531999588013},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10054740309715271},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09603449702262878},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08403387665748596}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7641044855117798},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6909220814704895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6825782656669617},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6141381859779358},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4961879849433899},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4779413044452667},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3905596137046814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29605627059936523},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20517131686210632},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.18262091279029846},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1581020951271057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12308531999588013},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10054740309715271},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09603449702262878},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08403387665748596}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062295","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062295","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062295&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3061639.3062295","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062295","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062295&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7340433416","display_name":null,"funder_award_id":"1320211,1339756","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2626640008.pdf","grobid_xml":"https://content.openalex.org/works/W2626640008.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1493818369","https://openalex.org/W1531091500","https://openalex.org/W1602659231","https://openalex.org/W1632838543","https://openalex.org/W1647595406","https://openalex.org/W1923763959","https://openalex.org/W1994493549","https://openalex.org/W2009700065","https://openalex.org/W2029360173","https://openalex.org/W2030081822","https://openalex.org/W2046938074","https://openalex.org/W2057740006","https://openalex.org/W2061171222","https://openalex.org/W2069942563","https://openalex.org/W2097780146","https://openalex.org/W2114870379","https://openalex.org/W2115826266","https://openalex.org/W2122681226","https://openalex.org/W2170462172","https://openalex.org/W2526101734"],"related_works":["https://openalex.org/W2028353274","https://openalex.org/W3149091528","https://openalex.org/W2944782356","https://openalex.org/W2545455880","https://openalex.org/W2984938468","https://openalex.org/W2422095090","https://openalex.org/W2257409576","https://openalex.org/W4255051674","https://openalex.org/W2491072153","https://openalex.org/W2498283248"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"develop":[4],"novel":[5],"parallel":[6,78,102],"circuit":[7],"designs":[8,23,52],"for":[9,49,63,83,96],"calculating":[10,64,97],"the":[11,22,98],"bit":[12,16,66,99],"reversal.":[13],"To":[14],"perform":[15],"reversal":[17,100],"on":[18],"2n":[19],"data":[20],"words,":[21],"take":[24],"2k":[25],"(k":[26],"<n)":[27],"words":[28],"as":[29,68,70],"input":[30],"each":[31],"cycle.":[32],"The":[33,51,76],"circuits":[34,79],"consist":[35],"of":[36,47,56],"concatenated":[37],"single-port":[38,57],"buffers":[39],"and":[40,43,88,90],"2-to-1":[41],"multiplexers":[42],"use":[44],"minimum":[45,54],"number":[46,55],"registers":[48],"control.":[50],"consume":[53],"memory":[58,74],"banks":[59],"that":[60],"are":[61],"necessary":[62],"continuous-flow":[65],"reversal,":[67],"well":[69],"near":[71],"optimal":[72],"2\u2122":[73],"words.":[75],"proposed":[77],"can":[80],"be":[81],"built":[82],"any":[84],"given":[85],"fixed":[86],"k":[87],"n,":[89],"achieve":[91],"superior":[92],"performance":[93],"over":[94],"state-of-the-art":[95],"in":[101],"multi-path":[103],"FFT":[104],"architectures.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}