{"id":"https://openalex.org/W2625627272","doi":"https://doi.org/10.1145/3061639.3062275","title":"LiveSynth","display_name":"LiveSynth","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2625627272","doi":"https://doi.org/10.1145/3061639.3062275","mag":"2625627272"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=3062275&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060903516","display_name":"Rafael Trapani Possignolo","orcid":"https://orcid.org/0000-0002-5777-474X"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rafael Trapani Possignolo","raw_affiliation_strings":["Dept. of Computer Engineering, University of California Santa Cruz"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, University of California Santa Cruz","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065936105","display_name":"Jose Renau","orcid":"https://orcid.org/0000-0001-5128-0506"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Renau","raw_affiliation_strings":["Dept. of Computer Engineering, University of California Santa Cruz"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, University of California Santa Cruz","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060903516"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.4382,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65028947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8146988153457642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7931020259857178},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6518391966819763},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.405460000038147}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8146988153457642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7931020259857178},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6518391966819763},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.405460000038147},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3061639.3062275","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062275","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062275&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G2099833840","display_name":null,"funder_award_id":"CCF-1337278","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G2124125649","display_name":null,"funder_award_id":"CNS-1059442-003, CNS-1318943-001, CCF-1337278, and CCF-1514284","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G361639864","display_name":null,"funder_award_id":"1337278","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4134001378","display_name":"CCF: Medium: Collaborative Research: SHF: Cascode: Supporting and Leveraging Voltage Stacking in Future Microprocessors","funder_award_id":"1514284","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5579807789","display_name":"CSR: Small: Rethinking the Memory Hierarchy","funder_award_id":"1318943","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6625907628","display_name":null,"funder_award_id":"CNS-1318943-001","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7103464661","display_name":null,"funder_award_id":"CCF-1514284","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7918758545","display_name":"Collaborative Research: II-NEW: Prototyping Platform to Enable Power-Centric Multicore Research","funder_award_id":"1059442","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8068315795","display_name":null,"funder_award_id":"CNS-1059442-003, CNS-1318943-001, CCF-1337278, CCF-1514284","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G931224978","display_name":null,"funder_award_id":"CNS-1059442-003","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2625627272.pdf","grobid_xml":"https://content.openalex.org/works/W2625627272.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1507539036","https://openalex.org/W1528837436","https://openalex.org/W1965817917","https://openalex.org/W2026629685","https://openalex.org/W2096378657","https://openalex.org/W2130433275","https://openalex.org/W2295683841"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W1603137082","https://openalex.org/W2096844293","https://openalex.org/W2133965417","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Currently,":[0],"one":[1],"of":[2,13,84],"the":[3,35,53],"major":[4],"bottlenecks":[5],"in":[6,43,87],"digital":[7,64],"design":[8,15,65],"is":[9,40,48],"synthesis.":[10],"Each":[11],"iteration":[12],"a":[14,60,81],"takes":[16],"several":[17],"hours":[18],"to":[19,25,29,93],"synthesize,":[20],"putting":[21],"pressure":[22],"on":[23,103],"designers":[24],"carefully":[26],"consider":[27],"when":[28,46],"submit":[30],"jobs":[31],"and":[32],"wait":[33],"for":[34,63],"delayed":[36],"feedback.":[37],"This":[38,56],"delay":[39],"especially":[41],"important":[42],"FPGA":[44],"emulation,":[45],"synthesis":[47,95],"performed":[49],"frequently":[50],"while":[51],"fixing":[52],"system":[54],"functionality.":[55],"work":[57],"proposes":[58],"LiveSynth,":[59],"different":[61],"approach":[62,75],"with":[66,78,100],"relatively":[67],"quick":[68],"feedback":[69],"after":[70],"small,":[71],"incremental":[72],"changes.":[73],"Our":[74],"delivers":[76],"results":[77],"close-to-optimal":[79],"quality--within":[80],"few":[82],"seconds":[83],"processing":[85],"time":[86,96],"most":[88],"cases.":[89],"LiveSynth":[90],"was":[91],"able":[92],"improve":[94],"by":[97],"about":[98],"10x":[99],"minimal":[101],"impact":[102],"QoR.":[104]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2017-06-23T00:00:00"}