{"id":"https://openalex.org/W2624824725","doi":"https://doi.org/10.1145/3061639.3062254","title":"Graph-Based Logic Bit Slicing for Datapath-Aware Placement","display_name":"Graph-Based Logic Bit Slicing for Datapath-Aware Placement","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2624824725","doi":"https://doi.org/10.1145/3061639.3062254","mag":"2624824725"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062254","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032624921","display_name":"Chau-Chin Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chau-Chin Huang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015516163","display_name":"Bo-Qiao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Qiao Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088961773","display_name":"Hsin-Ying Lee","orcid":"https://orcid.org/0000-0001-8493-9442"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Ying Lee","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104217396","display_name":"Kuo-Sheng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Sheng Wu","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102267097","display_name":"Jun-Zhi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Zhi Yang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5032624921"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59828551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9801666736602783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7185002565383911},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.703332781791687},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5267968773841858},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5238480567932129},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.4421641230583191},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4414496123790741},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44138211011886597},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.43374699354171753},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3194248080253601},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2649151384830475}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9801666736602783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7185002565383911},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.703332781791687},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5267968773841858},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5238480567932129},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.4421641230583191},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4414496123790741},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44138211011886597},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.43374699354171753},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3194248080253601},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2649151384830475},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062254","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1485540258","https://openalex.org/W1494247570","https://openalex.org/W1585327475","https://openalex.org/W1910771831","https://openalex.org/W2003243598","https://openalex.org/W2004122330","https://openalex.org/W2006568360","https://openalex.org/W2010952387","https://openalex.org/W2018351041","https://openalex.org/W2024507430","https://openalex.org/W2039026957","https://openalex.org/W2074520226","https://openalex.org/W2080026270","https://openalex.org/W2110037330","https://openalex.org/W2156069452","https://openalex.org/W2170259515","https://openalex.org/W3151205559"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W909484438","https://openalex.org/W2034103799","https://openalex.org/W2096055595","https://openalex.org/W2119748374","https://openalex.org/W2056368582","https://openalex.org/W2378293536","https://openalex.org/W2114514951","https://openalex.org/W1972393920","https://openalex.org/W1996820488"],"abstract_inverted_index":{"Extracting":[0],"similar":[1,139],"datapath":[2,26,102],"bit":[3,9,27,54,136],"slices":[4,55,137],"which":[5,62,77],"handle":[6],"highly":[7],"parallel":[8],"operations":[10],"can":[11],"help":[12],"a":[13,36,50,93,101,109,143],"modern":[14],"placer":[15,146],"to":[16,98,113],"obtain":[17],"better":[18],"solutions":[19],"for":[20,56,82],"datapath-oriented":[21],"designs.":[22],"A":[23],"current":[24],"state-of-the-art":[25,125],"slicing":[28,132],"method":[29],"achieves":[30],"the":[31,124,157],"best":[32],"extraction":[33],"results":[34,128,154],"using":[35],"network-flow-based":[37],"algorithm.":[38],"However,":[39],"this":[40],"work":[41],"has":[42],"two":[43],"major":[44],"drawbacks:":[45],"(1)":[46,92],"it":[47,71],"extracts":[48,134],"only":[49],"limited":[51],"number":[52],"of":[53],"datapaths":[57,161],"with":[58,103,123,138],"different":[59,104],"I/O":[60,105],"widths,":[61,106],"are":[63],"commonly":[64],"seen":[65],"in":[66],"real":[67],"designs,":[68],"and":[69,107,141,162],"(2)":[70,108],"does":[72],"not":[73],"consider":[74],"bit-slice":[75,116],"similarity,":[76,117],"is":[78],"an":[79],"important":[80],"feature":[81],"placement":[83],"considering":[84],"datapaths.":[85],"To":[86],"remedy":[87],"these":[88],"drawbacks,":[89],"we":[90],"present":[91],"balanced":[94],"bipartite":[95],"edge-cover":[96],"algorithm":[97,133],"fully":[99],"slice":[100],"simulated":[110],"annealing":[111],"scheme":[112],"further":[114],"improve":[115],"while":[118],"maintaining":[119],"fully-sliced":[120],"structures.":[121],"Compared":[122],"work,":[126],"experimental":[127],"show":[129],"that":[130],"our":[131],"more":[135],"structures,":[140],"helps":[142],"leading":[144],"academic":[145],"achieve":[147],"averagely":[148],"5%":[149],"smaller":[150],"routed":[151],"wirelength.":[152],"The":[153],"also":[155],"validate":[156],"high":[158],"correlation":[159],"between":[160],"structure":[163],"regularity/similarity.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}