{"id":"https://openalex.org/W2625396024","doi":"https://doi.org/10.1145/3061639.3062253","title":"Formal Techniques for Effective Co-verification of Hardware/Software Co-designs","display_name":"Formal Techniques for Effective Co-verification of Hardware/Software Co-designs","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2625396024","doi":"https://doi.org/10.1145/3061639.3062253","mag":"2625396024"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062253","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101659200","display_name":"Rajdeep Mukherjee","orcid":"https://orcid.org/0000-0002-2267-1695"},"institutions":[{"id":"https://openalex.org/I40120149","display_name":"University of Oxford","ror":"https://ror.org/052gg0110","country_code":"GB","type":"education","lineage":["https://openalex.org/I40120149"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Rajdeep Mukherjee","raw_affiliation_strings":["University of Oxford"],"affiliations":[{"raw_affiliation_string":"University of Oxford","institution_ids":["https://openalex.org/I40120149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001142966","display_name":"Mitra Purandare","orcid":"https://orcid.org/0000-0002-9184-9514"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mitra Purandare","raw_affiliation_strings":["IBM Research, Zurich"],"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026275592","display_name":"Raphael Polig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Raphael Polig","raw_affiliation_strings":["IBM Research, Zurich"],"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086206346","display_name":"Daniel Kroening","orcid":"https://orcid.org/0000-0002-6681-5283"},"institutions":[{"id":"https://openalex.org/I40120149","display_name":"University of Oxford","ror":"https://ror.org/052gg0110","country_code":"GB","type":"education","lineage":["https://openalex.org/I40120149"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Daniel Kroening","raw_affiliation_strings":["University of Oxford"],"affiliations":[{"raw_affiliation_string":"University of Oxford","institution_ids":["https://openalex.org/I40120149"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101659200"],"corresponding_institution_ids":["https://openalex.org/I40120149"],"apc_list":null,"apc_paid":null,"fwci":3.7928,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94229869,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.793877124786377},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6728300452232361},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5706075429916382},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5440931916236877},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.534477710723877},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5292619466781616},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.48163050413131714},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4660891890525818},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.45450761914253235},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44823262095451355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4479656517505646},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4386708438396454},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.43649935722351074},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.4333204925060272},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.42709264159202576},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.41970324516296387},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.41725805401802063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4085797667503357},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.2735217213630676},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.24817246198654175},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.20939341187477112},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.0892387330532074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07824161648750305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.793877124786377},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6728300452232361},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5706075429916382},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5440931916236877},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.534477710723877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5292619466781616},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.48163050413131714},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4660891890525818},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.45450761914253235},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44823262095451355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4479656517505646},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4386708438396454},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.43649935722351074},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.4333204925060272},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.42709264159202576},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.41970324516296387},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.41725805401802063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4085797667503357},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.2735217213630676},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.24817246198654175},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.20939341187477112},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.0892387330532074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07824161648750305},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3061639.3062253","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:ora.ox.ac.uk:uuid:01e3de52-a922-409a-b526-f3265bec195f","is_oa":false,"landing_page_url":"https://ora.ox.ac.uk/objects/uuid:01e3de52-a922-409a-b526-f3265bec195f","pdf_url":null,"source":{"id":"https://openalex.org/S4306402636","display_name":"Oxford University Research Archive (ORA) (University of Oxford)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40120149","host_organization_name":"University of Oxford","host_organization_lineage":["https://openalex.org/I40120149"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference item"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1950282396","https://openalex.org/W1992658597","https://openalex.org/W2016808129","https://openalex.org/W2069627149","https://openalex.org/W2074697460","https://openalex.org/W2097331811","https://openalex.org/W2100196127","https://openalex.org/W2117958841","https://openalex.org/W2130088511","https://openalex.org/W2143514650","https://openalex.org/W2156653660","https://openalex.org/W2159757689","https://openalex.org/W2171999426","https://openalex.org/W3103757032","https://openalex.org/W3216410966","https://openalex.org/W4205212975","https://openalex.org/W4297091658","https://openalex.org/W6786064716"],"related_works":["https://openalex.org/W1984090905","https://openalex.org/W4233602124","https://openalex.org/W2156965212","https://openalex.org/W2104183572","https://openalex.org/W2181818047","https://openalex.org/W1540531211","https://openalex.org/W2361881307","https://openalex.org/W2363848262","https://openalex.org/W4247397443","https://openalex.org/W2012039880"],"abstract_inverted_index":{"Verification":[0],"is":[1,18,21],"indispensable":[2],"for":[3,65],"building":[4],"reliable":[5],"of":[6,12,26,42],"hardware/software":[7,68],"co-designs.":[8],"However,":[9],"the":[10,24,31,40],"scope":[11],"formal":[13],"methods":[14],"in":[15,71,78],"this":[16],"domain":[17],"limited.":[19],"This":[20],"attributed":[22],"to":[23],"lack":[25,41],"unified":[27],"property":[28],"specification":[29],"languages,":[30],"semantic":[32],"gap":[33],"between":[34,88],"hardware":[35,89],"and":[36,39,48,73,90,112],"software":[37,91],"components,":[38],"verifiers":[43],"that":[44,58,84],"support":[45],"both":[46],"C":[47,79],"Verilog/VHDL.":[49],"To":[50],"address":[51],"these":[52],"limitations,":[53],"we":[54],"present":[55,94],"an":[56,95],"approach":[57],"uses":[59],"a":[60,110],"bounded":[61,99],"co-verification":[62],"tool,":[63],"HW-CBMC,":[64],"formally":[66],"validating":[67],"co-designs":[69],"written":[70],"Verilog":[72],"C.":[74],"Properties":[75],"are":[76],"expressed":[77],"enriched":[80],"with":[81],"special-purpose":[82],"primitives":[83],"capture":[85],"temporal":[86],"correlation":[87],"events.":[92],"We":[93],"industrial":[96],"case-study,":[97],"proving":[98],"safety":[100],"properties":[101],"as":[102,104],"well":[103],"discovering":[105],"critical":[106],"co-design":[107],"bugs":[108],"on":[109],"large":[111],"complex":[113],"text":[114],"analytics":[115],"FPGA":[116],"accelerator":[117],"from":[118],"IBM\u00ae.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}