{"id":"https://openalex.org/W2624847105","doi":"https://doi.org/10.1145/3061639.3062232","title":"Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM","display_name":"Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2624847105","doi":"https://doi.org/10.1145/3061639.3062232","mag":"2624847105"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062232","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048421187","display_name":"Zhicong Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhicong Xie","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054524841"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.0973,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78020823,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9635000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7919955253601074},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6501365303993225},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5845826864242554},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5464332699775696},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5342074632644653},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49956226348876953},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4750085771083832},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.45522794127464294},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.45231926441192627},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43478935956954956},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.42388278245925903},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.36041826009750366},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33226215839385986},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2604568600654602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11451664566993713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7919955253601074},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6501365303993225},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5845826864242554},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5464332699775696},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5342074632644653},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49956226348876953},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4750085771083832},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.45522794127464294},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.45231926441192627},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43478935956954956},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.42388278245925903},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36041826009750366},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33226215839385986},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2604568600654602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11451664566993713},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062232","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2001108445","https://openalex.org/W2031539925","https://openalex.org/W2058625399","https://openalex.org/W2085577656","https://openalex.org/W2091685042","https://openalex.org/W2093958639","https://openalex.org/W2143230897","https://openalex.org/W2154689013","https://openalex.org/W2293376937"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W2155373950","https://openalex.org/W2136295296","https://openalex.org/W2587873888","https://openalex.org/W1993089791","https://openalex.org/W3048967625","https://openalex.org/W2044064773","https://openalex.org/W2782503170","https://openalex.org/W2162231486","https://openalex.org/W1977284748"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"random":[2],"access":[3],"memory":[4,17,41,56,80],"(STT-RAM)":[5],"has":[6],"been":[7],"proposed":[8],"to":[9,19,36,61],"be":[10],"an":[11,33],"excellent":[12],"candidate":[13],"for":[14,68,84],"substituting":[15],"traditional":[16],"due":[18],"its":[20],"fascinating":[21],"features":[22],"such":[23],"as":[24],"high":[25],"density":[26],"and":[27,104],"low":[28],"power.":[29],"Memory":[30],"partitioning":[31,57,81],"is":[32,52,86],"efficient":[34],"strategy":[35],"overcome":[37],"the":[38,50,69],"obstacle":[39],"of":[40,45,71,98],"bandwidth":[42],"limiting":[43],"speed":[44],"parallel":[46],"data":[47],"access.":[48],"However,":[49],"performance":[51,103],"unsatisfactory,":[53],"while":[54],"previous":[55],"methods":[58],"are":[59],"applied":[60],"STT-RAM,":[62],"since":[63],"they":[64],"have":[65],"no":[66],"regard":[67],"problem":[70],"read":[72],"disturbance.":[73],"In":[74],"this":[75],"paper,":[76],"a":[77],"disturbance":[78],"aware":[79],"(DaMP)":[82],"method":[83,95],"STT-RAM":[85],"proposed.":[87],"The":[88],"experimental":[89],"results":[90],"show":[91],"DaMP":[92],"outperforms":[93],"state-of-the-art":[94],"in":[96],"terms":[97],"bank":[99],"number,":[100],"storage":[101],"overhead,":[102],"searching":[105],"speed.":[106]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}