{"id":"https://openalex.org/W2624897816","doi":"https://doi.org/10.1145/3061639.3062230","title":"Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs","display_name":"Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2624897816","doi":"https://doi.org/10.1145/3061639.3062230","mag":"2624897816"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062230","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008261989","display_name":"Anshuman Verma","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anshuman Verma","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072755725","display_name":"Huiyang Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huiyang Zhou","raw_affiliation_strings":["North Carolina State University, Raleigh, NC"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023987314","display_name":"Skip Booth","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Skip Booth","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103231175","display_name":"Robbie King","orcid":"https://orcid.org/0000-0002-8152-6340"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robbie King","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027192362","display_name":"James Coole","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Coole","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037264762","display_name":"Andy Keep","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andy Keep","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009853795","display_name":"John Marshall","orcid":"https://orcid.org/0000-0003-4504-144X"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Marshall","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058539554","display_name":"Wu-chun Feng","orcid":"https://orcid.org/0000-0002-6015-0727"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-chun Feng","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5008261989"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":2.4785,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90606025,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8783751726150513},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8717190623283386},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.7192314863204956},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7045904397964478},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5865112543106079},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4861738085746765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47471892833709717},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4538506269454956},{"id":"https://openalex.org/keywords/timestamp","display_name":"Timestamp","score":0.4496224820613861},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.420383483171463},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39599883556365967},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38574928045272827},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3681330680847168},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.0938529372215271}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8783751726150513},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8717190623283386},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.7192314863204956},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7045904397964478},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5865112543106079},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4861738085746765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47471892833709717},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4538506269454956},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.4496224820613861},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.420383483171463},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39599883556365967},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38574928045272827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3681330680847168},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.0938529372215271},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062230","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307791","display_name":"Cisco Systems","ror":"https://ror.org/03yt1ez60"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1600324942","https://openalex.org/W2009541799","https://openalex.org/W2049880113","https://openalex.org/W2054971791","https://openalex.org/W2072367650","https://openalex.org/W2107662612","https://openalex.org/W2146804254","https://openalex.org/W2148960378","https://openalex.org/W2275549139"],"related_works":["https://openalex.org/W2060561905","https://openalex.org/W1417711376","https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W1986883493","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2059759476","https://openalex.org/W1618604010"],"abstract_inverted_index":{"With":[0],"FPGAs":[1,28],"emerging":[2],"as":[3],"a":[4,12,73,82],"promising":[5],"accelerator":[6],"for":[7,27,32,64],"general-purpose":[8],"computing,":[9],"there":[10],"is":[11],"strong":[13],"demand":[14],"to":[15,19,92],"make":[16],"them":[17],"accessible":[18],"software":[20],"developers.":[21],"Recent":[22],"advances":[23],"in":[24,55,62],"OpenCL":[25,37,63,90],"compilers":[26],"pave":[29],"the":[30],"way":[31],"synthesizing":[33],"FPGA":[34],"hardware":[35],"from":[36],"kernel":[38],"code.":[39],"To":[40],"enable":[41],"broader":[42],"adoption":[43],"of":[44],"this":[45],"paradigm,":[46],"significant":[47],"challenges":[48],"remain.":[49],"This":[50],"paper":[51],"presents":[52],"our":[53],"efforts":[54],"developing":[56],"dynamic":[57],"profiling":[58],"and":[59,75,79,95],"debugging":[60],"support":[61],"FPGAs.":[65],"We":[66],"first":[67],"propose":[68],"primitive":[69],"code":[70],"patterns,":[71],"including":[72],"timestamp":[74],"an":[76],"event-ordering":[77],"function,":[78],"then":[80],"develop":[81],"framework,":[83],"which":[84],"can":[85],"be":[86],"plugged":[87],"easily":[88],"into":[89],"kernels,":[91],"dynamically":[93],"collect":[94],"process":[96],"run-time":[97],"information.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}