{"id":"https://openalex.org/W2625717447","doi":"https://doi.org/10.1145/3061639.3062227","title":"Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture","display_name":"Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2625717447","doi":"https://doi.org/10.1145/3061639.3062227","mag":"2625717447"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062227","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101439992","display_name":"Qinghang Zhao","orcid":"https://orcid.org/0000-0003-0116-8975"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qinghang Zhao","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045721867","display_name":"Yongpan Liu","orcid":"https://orcid.org/0000-0002-4892-2309"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085072777","display_name":"Wenyu Sun","orcid":"https://orcid.org/0000-0002-4793-0972"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenyu Sun","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074411106","display_name":"Jiaqing Zhao","orcid":"https://orcid.org/0000-0002-9679-2895"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaqing Zhao","raw_affiliation_strings":["Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058812423","display_name":"Hailong Yao","orcid":"https://orcid.org/0000-0002-8750-3086"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Yao","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100750078","display_name":"Xiaojun Guo","orcid":"https://orcid.org/0000-0003-3946-9458"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojun Guo","raw_affiliation_strings":["Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5101439992"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64352613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6058605313301086},{"id":"https://openalex.org/keywords/thin-film-transistor","display_name":"Thin-film transistor","score":0.604668378829956},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5741930603981018},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5278793573379517},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5260493755340576},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5232393145561218},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.487344354391098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4844667911529541},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4481222331523895},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.422260582447052},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35439205169677734},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.3531482219696045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32043224573135376},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2731650471687317},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12072387337684631},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0893683135509491},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07664135098457336}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6058605313301086},{"id":"https://openalex.org/C87359718","wikidata":"https://www.wikidata.org/wiki/Q1271916","display_name":"Thin-film transistor","level":3,"score":0.604668378829956},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5741930603981018},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5278793573379517},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5260493755340576},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5232393145561218},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.487344354391098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4844667911529541},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4481222331523895},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.422260582447052},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35439205169677734},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.3531482219696045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32043224573135376},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2731650471687317},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12072387337684631},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0893683135509491},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07664135098457336}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062227","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[{"id":"https://openalex.org/G4993603215","display_name":null,"funder_award_id":"61674094","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2000024623","https://openalex.org/W2015953751","https://openalex.org/W2051611158","https://openalex.org/W2095293504","https://openalex.org/W2100074107","https://openalex.org/W2155763997","https://openalex.org/W2165113359","https://openalex.org/W2245518720","https://openalex.org/W2519820516","https://openalex.org/W6675060915","https://openalex.org/W6726617698"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2580743037","https://openalex.org/W2886135960","https://openalex.org/W2151687972","https://openalex.org/W2168217865","https://openalex.org/W1522300962"],"abstract_inverted_index":{"Thin-film":[0],"transistor":[1,100],"(TFT)":[2],"circuits":[3],"are":[4,10,33,73],"important":[5],"for":[6],"flexible":[7],"electronics":[8],"which":[9,36],"promising":[11],"in":[12],"the":[13,27,58,77,81,89],"area":[14,82,97],"of":[15,60],"wearable":[16],"devices.":[17],"However,":[18],"most":[19],"TFT":[20,40,62],"technologies":[21],"only":[22],"have":[23],"unipolar":[24,61],"devices":[25],"and":[26,30,69,79],"process":[28],"variation":[29],"defective":[31],"rate":[32],"relatively":[34],"high,":[35],"impose":[37],"challenges":[38],"to":[39,56,75],"circuit":[41,63],"design.":[42,64],"In":[43],"this":[44],"paper,":[45],"we":[46],"propose":[47],"a":[48],"novel":[49],"logic":[50,55,91],"array":[51,92],"based":[52],"on":[53],"pseudo-CMOS":[54],"address":[57],"problem":[59],"A":[65],"multi-layer":[66],"interconnect":[67],"architecture":[68],"wire":[70],"routing":[71],"methodology":[72],"presented":[74],"improve":[76],"routability":[78],"meanwhile":[80],"efficiency.":[83],"The":[84],"experimental":[85],"results":[86],"show":[87],"that":[88],"proposed":[90],"reduces":[93],"more":[94],"than":[95],"80%":[96],"compared":[98],"with":[99],"level":[101],"scheme.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}