{"id":"https://openalex.org/W2626901566","doi":"https://doi.org/10.1145/3061639.3062201","title":"An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction","display_name":"An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2626901566","doi":"https://doi.org/10.1145/3061639.3062201","mag":"2626901566"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062201","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019091178","display_name":"Alfio Di Mauro","orcid":"https://orcid.org/0000-0001-6688-1603"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Alfio Di Mauro","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland and EEES Laboratory, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland and EEES Laboratory, University of Bologna, Italy","institution_ids":["https://openalex.org/I35440088","https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland and EEES Laboratory, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland and EEES Laboratory, University of Bologna, Italy","institution_ids":["https://openalex.org/I35440088","https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019091178"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.49202313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timestamp","display_name":"Timestamp","score":0.8881335258483887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7244394421577454},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6827762126922607},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.598391056060791},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5608584880828857},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5363529920578003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4835205078125},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.4692060351371765},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4597942531108856},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4566802382469177},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.42975562810897827},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42082342505455017},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4163476824760437},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4112184941768646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4029759168624878},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.164128839969635},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1634647250175476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15429916977882385}],"concepts":[{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.8881335258483887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7244394421577454},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6827762126922607},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.598391056060791},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5608584880828857},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5363529920578003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4835205078125},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.4692060351371765},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4597942531108856},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4566802382469177},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.42975562810897827},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42082342505455017},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4163476824760437},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4112184941768646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4029759168624878},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.164128839969635},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1634647250175476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15429916977882385},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3061639.3062201","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639.3062201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/613494","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/613494","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W206948248","https://openalex.org/W1774958079","https://openalex.org/W1943426535","https://openalex.org/W1973566875","https://openalex.org/W1975003449","https://openalex.org/W2006983684","https://openalex.org/W2016674271","https://openalex.org/W2039447838","https://openalex.org/W2076661751","https://openalex.org/W2092618119","https://openalex.org/W2095397231","https://openalex.org/W2098863064","https://openalex.org/W2106027039","https://openalex.org/W2117650935","https://openalex.org/W2128728535","https://openalex.org/W2128922922","https://openalex.org/W2138913040","https://openalex.org/W2141624237","https://openalex.org/W2152385473","https://openalex.org/W2153635508","https://openalex.org/W2161160262","https://openalex.org/W2163605009","https://openalex.org/W2291753360","https://openalex.org/W2336782289","https://openalex.org/W2408153095","https://openalex.org/W2527877092","https://openalex.org/W2547905910","https://openalex.org/W2618530766"],"related_works":["https://openalex.org/W2060561905","https://openalex.org/W1417711376","https://openalex.org/W2032260263","https://openalex.org/W1986883493","https://openalex.org/W2469862403","https://openalex.org/W4316095964","https://openalex.org/W2166378262","https://openalex.org/W2035891203","https://openalex.org/W4379524643","https://openalex.org/W2802235412"],"abstract_inverted_index":{"Internet-of-Things":[0],"devices":[1],"need":[2],"sensors":[3,19,38],"with":[4,39,53],"low":[5],"power":[6,79],"footprint":[7],"and":[8,109],"capable":[9],"of":[10,35,115],"producing":[11],"semantically":[12],"rich":[13],"data.":[14],"Promising":[15],"candidates":[16],"are":[17],"spiking":[18],"that":[20,47],"use":[21],"asynchronous":[22],"Address-Event":[23],"Representation":[24],"(AER)":[25],"carrying":[26],"information":[27],"within":[28],"inter-spike":[29],"times.":[30],"To":[31],"minimize":[32],"the":[33,50],"overhead":[34],"coupling":[36],"AER":[37,51],"off-the-shelf":[40],"microcontrollers,":[41],"we":[42],"propose":[43],"an":[44],"FPGA-based":[45],"methodology":[46,90],"i)":[48],"tags":[49],"spikes":[52],"timestamps":[54],"to":[55,77,111],"make":[56],"them":[57],"carriable":[58],"by":[59,73],"standard":[60],"interfaces":[61],"(e.g.":[62],"I2S,":[63],"SPI);":[64],"ii)":[65],"uses":[66],"a":[67,74,92,101,106],"recursively":[68],"divided":[69],"clock":[70],"generated":[71],"on-chip":[72],"pausable":[75],"ring-oscillator,":[76],"reduce":[78],"while":[80],"keeping":[81],"accuracy":[82],"above":[83],"97%":[84],"on":[85,91],"timestamps.":[86],"We":[87],"prototyped":[88],"our":[89],"IGLOOnano":[93],"AGLN250":[94],"FPGA,":[95],"consuming":[96],"less":[97],"than":[98],"4.5mW":[99],"under":[100],"550kevt/s":[102],"spike":[103],"rate":[104],"(i.e.":[105],"noisy":[107],"environment),":[108],"down":[110],"50uW":[112],"in":[113],"absence":[114],"spikes.":[116]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}