{"id":"https://openalex.org/W2625680561","doi":"https://doi.org/10.1145/3061639.3062198","title":"Age-aware Logic and Memory Co-Placement for RRAM-FPGAs","display_name":"Age-aware Logic and Memory Co-Placement for RRAM-FPGAs","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2625680561","doi":"https://doi.org/10.1145/3061639.3062198","mag":"2625680561"},"language":"en","primary_location":{"id":"doi:10.1145/3061639.3062198","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062198","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062198&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dl.acm.org/ft_gateway.cfm?id=3062198&type=pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000876494","display_name":"Yuan Xue","orcid":"https://orcid.org/0000-0002-5518-165X"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuan Xue","raw_affiliation_strings":["University of Delaware"],"affiliations":[{"raw_affiliation_string":"University of Delaware","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["University of Delaware"],"affiliations":[{"raw_affiliation_string":"University of Delaware","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066534595","display_name":"Jingtong Hu","orcid":"https://orcid.org/0000-0003-4029-4034"},"institutions":[{"id":"https://openalex.org/I4210131712","display_name":"Oklahoma State University Oklahoma City","ror":"https://ror.org/03y1zyv86","country_code":"US","type":"education","lineage":["https://openalex.org/I4210131712"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingtong Hu","raw_affiliation_strings":["Oklahoma State University"],"affiliations":[{"raw_affiliation_string":"Oklahoma State University","institution_ids":["https://openalex.org/I4210131712"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000876494"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":1.6067,"has_fulltext":true,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84516691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.782621443271637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7273247241973877},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.667604923248291},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6545579433441162},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5667542219161987},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5084573030471802},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.45795121788978577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42589062452316284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4174303412437439},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.411583811044693},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.383078396320343},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3651133179664612},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3381173014640808},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.26863256096839905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12019380927085876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11903589963912964},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.08044829964637756},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07837855815887451}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.782621443271637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7273247241973877},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.667604923248291},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6545579433441162},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5667542219161987},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5084573030471802},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.45795121788978577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42589062452316284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4174303412437439},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.411583811044693},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.383078396320343},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3651133179664612},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3381173014640808},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.26863256096839905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12019380927085876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11903589963912964},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.08044829964637756},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07837855815887451},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639.3062198","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062198","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062198&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3061639.3062198","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3061639.3062198","pdf_url":"http://dl.acm.org/ft_gateway.cfm?id=3062198&type=pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 54th Annual Design Automation Conference 2017","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5178769669","display_name":"SHF: Small: Collaborative Research: Multi-level Non-volatile FPGA Synthesis to Empower Efficient Self-adaptive System Implementations","funder_award_id":"1527506","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7559381144","display_name":null,"funder_award_id":"1527464","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2625680561.pdf","grobid_xml":"https://content.openalex.org/works/W2625680561.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W129209152","https://openalex.org/W1675151442","https://openalex.org/W1900357085","https://openalex.org/W1977850862","https://openalex.org/W1980981621","https://openalex.org/W1992268357","https://openalex.org/W2004823737","https://openalex.org/W2005602803","https://openalex.org/W2031539925","https://openalex.org/W2066247576","https://openalex.org/W2085743209","https://openalex.org/W2086709250","https://openalex.org/W2100120852","https://openalex.org/W2116750875","https://openalex.org/W2118995854","https://openalex.org/W2139911369","https://openalex.org/W2164340799","https://openalex.org/W2295783341","https://openalex.org/W4245104754","https://openalex.org/W6677692187"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W3137037072","https://openalex.org/W4308870977","https://openalex.org/W2983750276","https://openalex.org/W2189053673","https://openalex.org/W1968537616","https://openalex.org/W3200702775","https://openalex.org/W2157007809","https://openalex.org/W4313161337","https://openalex.org/W3006048143"],"abstract_inverted_index":{"Resistive":[0],"RAM":[1],"(RRAM)":[2],"is":[3],"a":[4,80,87],"promising":[5],"non-volatile":[6],"memory":[7,49,102],"(NVM)":[8],"device":[9],"which":[10],"can":[11],"replace":[12],"traditional":[13],"SRAM":[14,27],"as":[15],"on-chip":[16],"storage":[17],"for":[18,69],"logic":[19,51,100],"and":[20,35,44,50,86,101],"data":[21],"in":[22],"FPGAs.":[23],"While":[24],"RRAM":[25],"outperforms":[26],"by":[28],"offering":[29],"high":[30],"scalability,":[31],"low":[32],"leakage":[33],"power,":[34],"near-zero":[36],"power-on":[37],"delay,":[38],"RRAM-FPGAs":[39,70],"have":[40,109],"limited":[41],"programming":[42,130],"cycles,":[43],"different":[45],"writes":[46],"frequencies":[47],"of":[48,79],"blocks":[52],"make":[53],"the":[54,95,113,120],"challenge":[55],"more":[56],"severe.":[57],"To":[58],"overcome":[59],"this":[60],"endurance":[61],"challenge,":[62],"we":[63],"propose":[64],"an":[65],"age-aware":[66],"placement":[67],"framework":[68,121],"with":[71],"uniform":[72],"reconfigurable":[73],"logic/memory":[74,88],"units.":[75],"The":[76,106],"framework,":[77],"consisting":[78],"dynamic":[81],"reconfiguration":[82],"region":[83],"allocation":[84],"algorithm":[85],"co-placement":[89],"algorithm,":[90],"balances":[91],"write":[92,103,124],"distributions":[93],"across":[94],"entire":[96],"FPGA":[97],"according":[98],"to":[99],"frequency":[104],"differences.":[105],"proposed":[107],"algorithms":[108],"been":[110],"integrated":[111],"into":[112],"VTR":[114],"synthesis":[115],"flow.":[116],"Experiments":[117],"show":[118],"that":[119],"achieves":[122],"94.9%":[123],"reduction,":[125],"thus":[126],"effectively":[127],"extending":[128],"RRAM-FPGA":[129],"cycles.":[131]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}