{"id":"https://openalex.org/W2913342441","doi":"https://doi.org/10.1145/3061639","title":"Proceedings of the 54th Annual Design Automation Conference 2017","display_name":"Proceedings of the 54th Annual Design Automation Conference 2017","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2913342441","doi":"https://doi.org/10.1145/3061639","mag":"2913342441"},"language":"en","primary_location":{"id":"doi:10.1145/3061639","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":147,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9440000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.925000011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8384109735488892},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8108482360839844},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6931371092796326},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6314728856086731},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5925891995429993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5267127156257629},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.47980931401252747},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4791126251220703},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4640132188796997},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46139097213745117},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.44384029507637024},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39137959480285645},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35328197479248047},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3219061493873596},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31049221754074097},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.271359920501709},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.2537732422351837},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23220235109329224},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.18729928135871887},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13305369019508362},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10480928421020508},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09463471174240112}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8384109735488892},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8108482360839844},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6931371092796326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6314728856086731},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5925891995429993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5267127156257629},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.47980931401252747},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4791126251220703},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4640132188796997},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46139097213745117},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.44384029507637024},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39137959480285645},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35328197479248047},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3219061493873596},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31049221754074097},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.271359920501709},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2537732422351837},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23220235109329224},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.18729928135871887},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13305369019508362},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10480928421020508},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09463471174240112}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3061639","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3061639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1494152240","https://openalex.org/W402537802","https://openalex.org/W2768897236","https://openalex.org/W1997464441","https://openalex.org/W3217323523","https://openalex.org/W2014936802","https://openalex.org/W3177751503","https://openalex.org/W3002942576","https://openalex.org/W2579594055","https://openalex.org/W2075960179"],"abstract_inverted_index":{"Resistive":[0],"RAM":[1],"(RRAM)":[2],"is":[3],"a":[4],"promising":[5],"non-volatile":[6],"memory":[7],"(NVM)":[8],"device":[9],"which":[10],"can":[11],"replace":[12],"traditional":[13],"SRAM":[14,27],"as":[15],"on-chip":[16],"storage":[17],"for":[18],"logic":[19],"and":[20,35],"data":[21],"in":[22],"FPGAs.":[23],"While":[24],"RRAM":[25],"outperforms":[26],"by":[28],"offering":[29],"high":[30],"scalability,":[31],"low":[32],"leakage":[33],"power,":[34],"near-zero":[36],"power-on":[37],"...":[38]},"counts_by_year":[{"year":2025,"cited_by_count":17},{"year":2024,"cited_by_count":31},{"year":2023,"cited_by_count":24},{"year":2022,"cited_by_count":21},{"year":2021,"cited_by_count":21},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}