{"id":"https://openalex.org/W2615390028","doi":"https://doi.org/10.1145/3060403.3060463","title":"A Reconfigurable Replica Bitline to Determine Optimum SRAM Sense Amplifier Set Time","display_name":"A Reconfigurable Replica Bitline to Determine Optimum SRAM Sense Amplifier Set Time","publication_year":2017,"publication_date":"2017-05-10","ids":{"openalex":"https://openalex.org/W2615390028","doi":"https://doi.org/10.1145/3060403.3060463","mag":"2615390028"},"language":"en","primary_location":{"id":"doi:10.1145/3060403.3060463","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3060403.3060463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013842248","display_name":"Samira Ataei","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Ataei","raw_affiliation_strings":["Oklahoma State University, Stillwater, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stiner","raw_affiliation_strings":["Oklahoma State University, Stillwater, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04626535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8953906297683716},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.7816222906112671},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7210585474967957},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5871376991271973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5621105432510376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48918417096138},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4748951494693756},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.45221957564353943},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4210575222969055},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4125484228134155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36868757009506226},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31823185086250305},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3028455376625061}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8953906297683716},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.7816222906112671},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7210585474967957},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5871376991271973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5621105432510376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48918417096138},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4748951494693756},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.45221957564353943},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4210575222969055},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4125484228134155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36868757009506226},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31823185086250305},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3028455376625061},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3060403.3060463","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3060403.3060463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1980970064","https://openalex.org/W1991431227","https://openalex.org/W2023227894","https://openalex.org/W2047737410","https://openalex.org/W2066274996","https://openalex.org/W2100483769","https://openalex.org/W2107909712","https://openalex.org/W2114810610","https://openalex.org/W2130218323","https://openalex.org/W2134560062","https://openalex.org/W2147863818","https://openalex.org/W2253472809","https://openalex.org/W2537959404","https://openalex.org/W3143610959"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2122589784","https://openalex.org/W2127348582","https://openalex.org/W2760372971","https://openalex.org/W2119312496","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2107909712"],"abstract_inverted_index":{"Process":[0],"variation":[1],"in":[2,12,16,54,155],"deep":[3],"nanometer":[4],"technologies":[5],"causes":[6],"read,":[7],"write":[8],"and":[9,14,23,32,48,78,102],"retention":[10],"failures":[11,31,101],"SRAM":[13,55,119,135],"results":[15,130],"yield":[17],"loss.":[18],"Although":[19],"using":[20],"larger":[21],"transistors":[22],"higher":[24],"supply":[25],"voltages":[26],"helps":[27],"to":[28,59,70,97,123,150],"mitigate":[29],"these":[30],"improve":[33,71],"the":[34,39,61,72,75,80,99,139,144],"yield,":[35,73],"they":[36],"come":[37],"at":[38,162],"cost":[40],"of":[41],"more":[42,45],"power":[43,76],"consumption,":[44],"area":[46,167],"overhead":[47],"performance":[49,120],"degradation.":[50,126],"Reconfigurable":[51],"control-signal":[52],"circuits":[53],"not":[56],"only":[57],"help":[58],"reduce":[60,74,98,143],"failure":[62],"rates,":[63],"but":[64],"also":[65,115],"allow":[66],"calibration":[67],"after":[68],"fabrication":[69],"consumption":[77],"upgrade":[79],"performance.":[81],"In":[82],"this":[83],"paper,":[84],"a":[85,104,132],"reconfigurable":[86,112],"replica":[87,113,152],"bitline":[88,114,153],"scheme":[89],"for":[90,108,131],"sense":[91],"amplifier":[92],"set":[93],"time":[94,146],"is":[95],"proposed":[96,111,140],"read":[100],"provide":[103],"wide":[105],"operating-voltage":[106],"range":[107],"SRAM.":[109],"The":[110],"allows":[116],"recalibration":[117],"when":[118],"deteriorates":[121],"due":[122],"device":[124],"aging":[125],"Monte":[127],"Carlo":[128],"simulation":[129],"64":[133],"kb":[134],"array":[136],"show":[137],"that":[138],"technique":[141],"can":[142],"access":[145],"by":[147],"20%":[148],"compared":[149],"conventional":[151],"design":[154],"IBM/Global":[156],"Foundries":[157],"(GF)":[158],"cmos32soi":[159],"32nm":[160],"technology":[161],"0.9":[163],"V":[164],"with":[165],"no":[166],"overhead.":[168]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}