{"id":"https://openalex.org/W2616286177","doi":"https://doi.org/10.1145/3060403.3060405","title":"Design of a Low-Power Non-Volatile Programmable Inverter Cell for COGRE-based Circuits","display_name":"Design of a Low-Power Non-Volatile Programmable Inverter Cell for COGRE-based Circuits","publication_year":2017,"publication_date":"2017-05-10","ids":{"openalex":"https://openalex.org/W2616286177","doi":"https://doi.org/10.1145/3060403.3060405","mag":"2616286177"},"language":"en","primary_location":{"id":"doi:10.1145/3060403.3060405","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3060403.3060405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030224517","display_name":"Pilin Junsangsri","orcid":"https://orcid.org/0000-0003-1234-5631"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pilin Junsangsri","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001033989","display_name":"Salin Junsangsri","orcid":"https://orcid.org/0009-0008-2853-7252"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Salin Junsangsri","raw_affiliation_strings":["University of Massachusetts, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030224517"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04775067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6596083641052246},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6150422096252441},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5567905306816101},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5437331199645996},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5154531598091125},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.49297451972961426},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4805036783218384},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4787937104701996},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.47614479064941406},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4666125178337097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45348450541496277},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.44804394245147705},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4425645172595978},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44110608100891113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3761875033378601},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.33337074518203735},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31437933444976807},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28031229972839355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23754900693893433},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.22285452485084534},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12430194020271301},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.12190067768096924},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08181977272033691}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6596083641052246},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6150422096252441},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5567905306816101},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5437331199645996},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5154531598091125},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.49297451972961426},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4805036783218384},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4787937104701996},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.47614479064941406},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4666125178337097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45348450541496277},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.44804394245147705},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4425645172595978},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44110608100891113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3761875033378601},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33337074518203735},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31437933444976807},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28031229972839355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23754900693893433},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.22285452485084534},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12430194020271301},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.12190067768096924},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08181977272033691},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3060403.3060405","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3060403.3060405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2017","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1973382704","https://openalex.org/W1981443800","https://openalex.org/W1993232175","https://openalex.org/W2020583007","https://openalex.org/W2024473618","https://openalex.org/W2025173691","https://openalex.org/W2035176666","https://openalex.org/W2037924279","https://openalex.org/W2042525997","https://openalex.org/W2044486712","https://openalex.org/W2065494245","https://openalex.org/W2102047509","https://openalex.org/W2115598106","https://openalex.org/W2120452158","https://openalex.org/W2165804636","https://openalex.org/W2214939544","https://openalex.org/W2306668900","https://openalex.org/W4285719527","https://openalex.org/W4391186556","https://openalex.org/W6697769567"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W3022525969","https://openalex.org/W2764789987","https://openalex.org/W1904803855","https://openalex.org/W4389045693","https://openalex.org/W2376859467"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,15,18,47,81,92,96,103],"low-power":[4,142],"non-volatile":[5,48,58,65,156],"programmable":[6,39,93,97],"inverter":[7],"cell":[8,43,109,147],"(NVPINV)":[9],"that":[10,138],"can":[11],"be":[12],"used":[13],"with":[14,118],"COGRE":[16],"(i.e.":[17],"compactly":[19],"organized":[20],"generic":[21],"reconfigurable":[22],"element)":[23],"circuit":[24,98],"to":[25,69,120,141,159],"store":[26],"the":[27,34,42,85,144],"correct":[28],"information":[29],"for":[30,72],"programming":[31,86],"when":[32],"establishing":[33],"desired":[35],"logic":[36],"function.":[37],"The":[38,60,88,108],"data":[40],"in":[41,113,139],"is":[44,62,110],"read":[45],"from":[46],"SRAM":[49,161],"(NVSRAM);":[50],"two":[51],"RMs":[52],"(racetrack":[53],"memories)":[54],"are":[55],"utilized":[56],"as":[57,64,91,101,126,152],"elements.":[59],"RM":[61],"selected":[63],"memory":[66],"element":[67],"due":[68],"its":[70,116],"capability":[71],"independent":[73],"operations":[74,117],"(read":[75],"and":[76,130,155],"write),":[77],"thus":[78],"making":[79],"possible":[80],"parallel":[82],"execution":[83],"of":[84,115,123],"process.":[87],"NVSRAM":[89],"operates":[90],"circuit,":[94],"i.e.":[95],"under":[99],"control":[100],"either":[102],"buffer,":[104],"or":[105],"an":[106,160],"inverter.":[107],"extensively":[111],"analyzed":[112],"terms":[114],"respect":[119],"different":[121],"figures":[122],"merit,":[124],"such":[125],"delay,":[127],"power":[128,131],"dissipation":[129],"delay":[132,154],"product":[133],"(PDP).":[134],"Simulation":[135],"results":[136],"show":[137],"addition":[140],"operation,":[143],"proposed":[145],"NVPINV":[146],"provides":[148],"significant":[149],"advantages":[150],"(such":[151],"low":[153],"storage)":[157],"compared":[158],"based":[162],"Look-Up-Table":[163],"(LUT)":[164],"implementation.":[165]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}