{"id":"https://openalex.org/W2619517799","doi":"https://doi.org/10.1145/3054744","title":"Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes","display_name":"Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes","publication_year":2017,"publication_date":"2017-05-20","ids":{"openalex":"https://openalex.org/W2619517799","doi":"https://doi.org/10.1145/3054744","mag":"2619517799"},"language":"en","primary_location":{"id":"doi:10.1145/3054744","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3054744","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/228320","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078908633","display_name":"Andrea Bonetti","orcid":"https://orcid.org/0000-0002-0135-5095"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andrea Bonetti","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005175082","display_name":"Nicholas Preyss","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nicholas Preyss","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Bar-Ilan University, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078908633"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.2923,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58798822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"4","first_page":"1","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7916661500930786},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6304244995117188},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6072461009025574},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6066384315490723},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5473499298095703},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5418887734413147},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.528483510017395},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.509159505367279},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4911448657512665},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48328402638435364},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4558807611465454},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4452440142631531},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.43715205788612366},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4108213782310486},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40381020307540894},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37481260299682617},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31958138942718506},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2674689292907715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17731255292892456},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10730701684951782},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08783972263336182},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07809439301490784}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7916661500930786},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6304244995117188},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6072461009025574},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6066384315490723},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5473499298095703},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5418887734413147},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.528483510017395},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.509159505367279},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4911448657512665},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48328402638435364},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4558807611465454},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4452440142631531},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.43715205788612366},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4108213782310486},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40381020307540894},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37481260299682617},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31958138942718506},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2674689292907715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17731255292892456},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10730701684951782},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08783972263336182},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07809439301490784},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3054744","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3054744","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:228320","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/228320","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:228320","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/137493","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:228320","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/228320","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W603465109","https://openalex.org/W1594033353","https://openalex.org/W1644931186","https://openalex.org/W1974974397","https://openalex.org/W2073687674","https://openalex.org/W2105727062","https://openalex.org/W2110369523","https://openalex.org/W2113735631","https://openalex.org/W2127639550","https://openalex.org/W2128218350","https://openalex.org/W2139250338","https://openalex.org/W2141881829","https://openalex.org/W2142766971","https://openalex.org/W2149735769","https://openalex.org/W2164209491","https://openalex.org/W2170265438","https://openalex.org/W2394837972","https://openalex.org/W2404749209","https://openalex.org/W2505856658","https://openalex.org/W2512011691","https://openalex.org/W4205104605","https://openalex.org/W4236892114","https://openalex.org/W4237249613"],"related_works":["https://openalex.org/W2610873304","https://openalex.org/W2524911825","https://openalex.org/W4386968318","https://openalex.org/W2539473121","https://openalex.org/W1972953980","https://openalex.org/W4294000495","https://openalex.org/W2031867410","https://openalex.org/W1994439638","https://openalex.org/W2565835957","https://openalex.org/W2351753344"],"abstract_inverted_index":{"Clocking":[0],"power,":[1],"including":[2],"both":[3],"clock":[4,46,138],"distribution":[5,139],"and":[6,99,140],"registers,":[7],"has":[8],"long":[9],"been":[10],"one":[11],"of":[12,21,76],"the":[13,17,45,50,60,73,88],"primary":[14],"factors":[15],"in":[16,66,125,137],"total":[18],"power":[19,31,142],"consumption":[20,32],"many":[22],"digital":[23],"systems.":[24],"One":[25],"straightforward":[26],"approach":[27,62],"to":[28,34,72,110],"reduce":[29],"this":[30,83],"is":[33,63,119],"apply":[35],"dual-edge-triggered":[36],"(DET)":[37],"clocking,":[38],"as":[39,53,131,133],"sequential":[40],"elements":[41],"operate":[42],"at":[43],"half":[44],"frequency":[47],"while":[48],"maintaining":[49],"same":[51],"throughput":[52],"with":[54,96],"conventional":[55,112],"single-edge-triggered":[56],"(SET)":[57],"clocking.":[58],"However,":[59],"DET":[61,97,109],"rarely":[64],"taken":[65],"modern":[67],"integrated":[68],"circuits,":[69],"primarily":[70],"due":[71],"perceived":[74],"complexity":[75],"integrating":[77],"such":[78],"a":[79,102,111,126,134],"clocking":[80,98],"scheme.":[81],"In":[82],"article,":[84],"we":[85],"first":[86],"identify":[87],"most":[89],"promising":[90],"conditions":[91],"for":[92,107],"achieving":[93],"low-power":[94],"operation":[95],"then":[100],"introduce":[101],"fully":[103],"automated":[104],"design":[105,117],"flow":[106,118],"applying":[108],"SET":[113],"design.":[114],"The":[115],"proposed":[116],"demonstrated":[120],"on":[121],"three":[122],"benchmark":[123],"circuits":[124],"40nm":[127],"CMOS":[128],"technology,":[129],"providing":[130],"much":[132],"50%":[135],"reduction":[136],"register":[141],"consumption.":[143]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}