{"id":"https://openalex.org/W2599805048","doi":"https://doi.org/10.1145/3050748.3050756","title":"HyperMAMBO-X64","display_name":"HyperMAMBO-X64","publication_year":2017,"publication_date":"2017-03-31","ids":{"openalex":"https://openalex.org/W2599805048","doi":"https://doi.org/10.1145/3050748.3050756","mag":"2599805048"},"language":"en","primary_location":{"id":"doi:10.1145/3050748.3050756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3050748.3050756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/43546feb-5e08-4061-b3d9-f620397f3be0","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008326572","display_name":"Amanieu d'Antras","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Amanieu d'Antras","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070223708","display_name":"Cosmin Gorgovan","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Cosmin Gorgovan","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim Garside","orcid":"https://orcid.org/0000-0001-8812-4742"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jim Garside","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103189045","display_name":"John Goodacre","orcid":"https://orcid.org/0000-0002-7920-8028"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Goodacre","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Luj\u00e1n","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6184,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84235375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"228","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.8895481824874878},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.8646197319030762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7992515563964844},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6314500570297241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6212359666824341},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6157063245773315},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5804233551025391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4835238456726074},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.475324422121048},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46838217973709106},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4411984980106354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34294259548187256},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29709339141845703},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18015524744987488},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0974472165107727}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.8895481824874878},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.8646197319030762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7992515563964844},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6314500570297241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6212359666824341},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6157063245773315},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5804233551025391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4835238456726074},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.475324422121048},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46838217973709106},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4411984980106354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34294259548187256},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29709339141845703},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18015524744987488},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0974472165107727},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3050748.3050756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3050748.3050756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/43546feb-5e08-4061-b3d9-f620397f3be0","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/43546feb-5e08-4061-b3d9-f620397f3be0","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"d'Antras, A, Gorgovan, C, Garside, J, Goodacre, J & Luj\u00e1n, M 2017, HyperMAMBO-X64: Using Virtualization to Support High-performance Transparent Binary Translation. in Proceedings of the 13th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments. VEE '17, Association for Computing Machinery, New York, NY, USA, pp. 228-241. https://doi.org/10.1145/3050748.3050756","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/43546feb-5e08-4061-b3d9-f620397f3be0","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/hypermambox64-using-virtualization-to-support-highperformance-transparent-binary-translation(43546feb-5e08-4061-b3d9-f620397f3be0).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/43546feb-5e08-4061-b3d9-f620397f3be0","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/43546feb-5e08-4061-b3d9-f620397f3be0","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"d'Antras, A, Gorgovan, C, Garside, J, Goodacre, J & Luj\u00e1n, M 2017, HyperMAMBO-X64: Using Virtualization to Support High-performance Transparent Binary Translation. in Proceedings of the 13th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments. VEE '17, Association for Computing Machinery, New York, NY, USA, pp. 228-241. https://doi.org/10.1145/3050748.3050756","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1017562342","display_name":null,"funder_award_id":"EP/J016330/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G216287163","display_name":"PAMELA: a Panoramic Approach to the Many-CorE LAndsape - from end-user to end-device: a holistic game-changing approach","funder_award_id":"EP/K008730/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6368762450","display_name":null,"funder_award_id":"EP/K008730/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320006","display_name":"Royal Society","ror":"https://ror.org/03wnrjx87"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W138849684","https://openalex.org/W145355838","https://openalex.org/W761021874","https://openalex.org/W1543865847","https://openalex.org/W1569348226","https://openalex.org/W1963479629","https://openalex.org/W1970090703","https://openalex.org/W1983412169","https://openalex.org/W1986152061","https://openalex.org/W1992251622","https://openalex.org/W2031953666","https://openalex.org/W2055184282","https://openalex.org/W2061088273","https://openalex.org/W2072737419","https://openalex.org/W2079530268","https://openalex.org/W2089131124","https://openalex.org/W2091400421","https://openalex.org/W2091873788","https://openalex.org/W2099822861","https://openalex.org/W2106965075","https://openalex.org/W2117648703","https://openalex.org/W2123065508","https://openalex.org/W2127890955","https://openalex.org/W2131726714","https://openalex.org/W2132667790","https://openalex.org/W2138783391","https://openalex.org/W2148865465","https://openalex.org/W2148947321","https://openalex.org/W2149886445","https://openalex.org/W2325071780","https://openalex.org/W2409892332","https://openalex.org/W2731280337","https://openalex.org/W2734941459","https://openalex.org/W2739649174","https://openalex.org/W2992694935","https://openalex.org/W4205342357","https://openalex.org/W4231002400","https://openalex.org/W4235679005","https://openalex.org/W4239813889","https://openalex.org/W4240696716","https://openalex.org/W4241410512","https://openalex.org/W4241876197","https://openalex.org/W4244704438","https://openalex.org/W4248861193","https://openalex.org/W6622375038","https://openalex.org/W6631155369"],"related_works":["https://openalex.org/W4248794057","https://openalex.org/W1995817803","https://openalex.org/W2184274109","https://openalex.org/W2055341571","https://openalex.org/W2057234250","https://openalex.org/W4246682059","https://openalex.org/W2369102298","https://openalex.org/W1522250664","https://openalex.org/W2375252397","https://openalex.org/W3015480182"],"abstract_inverted_index":{"Current":[0],"computer":[1],"architectures":[2],"---":[3,9],"ARM,":[4],"MIPS,":[5],"PowerPC,":[6],"SPARC,":[7],"x86":[8],"have":[10],"evolved":[11],"from":[12,69],"a":[13,17,34],"32-bit":[14,66],"architecture":[15],"to":[16,29,41,64],"64-bit":[18],"one.":[19],"Computer":[20],"architects":[21],"often":[22],"consider":[23],"whether":[24],"it":[25],"could":[26,46],"be":[27],"possible":[28],"eliminate":[30,65],"hardware":[31,43,67],"support":[32,68],"for":[33],"subset":[35],"of":[36],"the":[37,59,70],"instruction":[38],"set":[39],"as":[40],"reduce":[42,49],"complexity,":[44],"which":[45],"improve":[47],"performance,":[48],"power":[50],"usage":[51],"and":[52],"accelerate":[53],"processor":[54],"development.":[55],"This":[56],"paper":[57],"considers":[58],"scenario":[60],"where":[61],"we":[62],"want":[63],"ARMv8":[71],"architecture.":[72]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2017-04-07T00:00:00"}