{"id":"https://openalex.org/W2575858735","doi":"https://doi.org/10.1145/3039902.3039912","title":"Novel Three-Dimensional Embedded FPGA Technology and Achitecture","display_name":"Novel Three-Dimensional Embedded FPGA Technology and Achitecture","publication_year":2017,"publication_date":"2017-01-11","ids":{"openalex":"https://openalex.org/W2575858735","doi":"https://doi.org/10.1145/3039902.3039912","mag":"2575858735"},"language":"en","primary_location":{"id":"doi:10.1145/3039902.3039912","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3039902.3039912","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I122640774","display_name":"American University in Dubai","ror":"https://ror.org/0540vvc38","country_code":"AE","type":"education","lineage":["https://openalex.org/I122640774"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["American University in Dubai, Dubai, UAE"],"affiliations":[{"raw_affiliation_string":"American University in Dubai, Dubai, UAE","institution_ids":["https://openalex.org/I122640774"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035766205","display_name":"Mulhim Al-Doori","orcid":null},"institutions":[{"id":"https://openalex.org/I122640774","display_name":"American University in Dubai","ror":"https://ror.org/0540vvc38","country_code":"AE","type":"education","lineage":["https://openalex.org/I122640774"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Mulhim Al-Doori","raw_affiliation_strings":["American University in Dubai, Dubai, UAE"],"affiliations":[{"raw_affiliation_string":"American University in Dubai, Dubai, UAE","institution_ids":["https://openalex.org/I122640774"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044271464"],"corresponding_institution_ids":["https://openalex.org/I122640774"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00438118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"4","first_page":"50","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8910049796104431},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6886904835700989},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6730659604072571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5783295631408691},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5611318945884705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4879555106163025},{"id":"https://openalex.org/keywords/span","display_name":"Span (engineering)","score":0.4704491198062897},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4155157208442688},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4081392288208008},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3251498341560364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2089765965938568},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1980229616165161},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12214988470077515},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07502296566963196},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07135385274887085},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.05225992202758789}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8910049796104431},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6886904835700989},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6730659604072571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5783295631408691},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5611318945884705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4879555106163025},{"id":"https://openalex.org/C2778753569","wikidata":"https://www.wikidata.org/wiki/Q1960395","display_name":"Span (engineering)","level":2,"score":0.4704491198062897},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4155157208442688},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4081392288208008},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3251498341560364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2089765965938568},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1980229616165161},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12214988470077515},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07502296566963196},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07135385274887085},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.05225992202758789},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3039902.3039912","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3039902.3039912","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1993629633","https://openalex.org/W2011918740","https://openalex.org/W2025521337","https://openalex.org/W2038318386","https://openalex.org/W2104033302","https://openalex.org/W2120397377","https://openalex.org/W2123552323","https://openalex.org/W2132668926","https://openalex.org/W2139109474","https://openalex.org/W2157890680"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W2528892790","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2117988687","https://openalex.org/W2336648157","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,128,157],"present":[4],"a":[5,15,73],"high":[6,28,77],"density":[7,78],"three-dimensional":[8],"(3D)":[9],"interconnect":[10,37],"network":[11],"implementation":[12],"based":[13],"on":[14],"modified":[16,48],"Mesh-of-Trees":[17],"(MoT)":[18],"topology":[19],"for":[20,27],"an":[21],"embedded":[22,80],"FPGA":[23,46,94,166],"architecture":[24,41,167],"design":[25],"targeted":[26],"performance":[29],"3D":[30,76,87,119,164,177],"integration.":[31],"To":[32],"obtain":[33],"the":[34,39,43,66,86,91,105,108,130,142,159],"optimal":[35],"MoT-based":[36,45,79,89,165],"structure,":[38],"routing":[40,52],"of":[42,68,107,132,144,163],"2D":[44,92],"is":[47,95],"to":[49,139,176],"include":[50],"long":[51,69,109,113,145],"segments":[53,115],"that":[54],"span":[55],"multiple":[56],"switch":[57],"blocks":[58],"in":[59,174],"every":[60],"row":[61],"and":[62,71,124,134,147,161,171],"column.":[63],"By":[64],"adjusting":[65,104],"percentage":[67],"wire":[70,110,114],"span,":[72],"2.5D":[74,125],"or":[75,99],"FPGAs":[81],"can":[82],"be":[83],"designed.":[84],"For":[85],"multi-stacked":[88],"FPGAs,":[90],"MoTbased":[93],"sliced":[96],"into":[97],"two":[98],"more":[100],"equal":[101],"sections":[102],"by":[103,169],"length":[106],"span.":[111],"The":[112],"are":[116],"realized":[117],"using":[118],"through":[120],"silicon":[121],"via":[122],"(TSVs)":[123],"interposer-based":[126],"multi-FPGAs,":[127],"increase":[129],"number":[131,143],"cuts":[133],"apply":[135],"appropriate":[136],"optimization":[137],"models":[138],"scale":[140],"down":[141],"wires":[146],"horizontal":[148],"inter-FPGA":[149],"interposer":[150],"wires.":[151],"Using":[152],"our":[153],"2.5/3D":[154],"CAD":[155],"models,":[156],"demonstrate":[158],"speed":[160],"area":[162],"improved":[168],"54%":[170],"41%":[172],"respectively":[173],"comparison":[175],"Mesh-based":[178],"FPGAs.":[179]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}