{"id":"https://openalex.org/W2572803988","doi":"https://doi.org/10.1145/3039902.3039908","title":"A High-speed Verilog HDL Simulation Method using a Lightweight Translator","display_name":"A High-speed Verilog HDL Simulation Method using a Lightweight Translator","publication_year":2017,"publication_date":"2017-01-11","ids":{"openalex":"https://openalex.org/W2572803988","doi":"https://doi.org/10.1145/3039902.3039908","mag":"2572803988"},"language":"en","primary_location":{"id":"doi:10.1145/3039902.3039908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3039902.3039908","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000110706","display_name":"Ryohei Kobayashi","orcid":"https://orcid.org/0000-0003-2175-9828"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ryohei Kobayashi","raw_affiliation_strings":["University of Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019756717","display_name":"Tomohiro Misono","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Misono","raw_affiliation_strings":["Tokyo Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Kise","raw_affiliation_strings":["Tokyo Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000110706"],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44838671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"44","issue":"4","first_page":"26","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.9267834424972534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.850921630859375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7231502532958984},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6581950187683105},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.6113080978393555},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4681307077407837},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4441654086112976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39994871616363525},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3599472939968109},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3341262936592102}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.9267834424972534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.850921630859375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7231502532958984},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6581950187683105},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.6113080978393555},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4681307077407837},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4441654086112976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39994871616363525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3599472939968109},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3341262936592102},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3039902.3039908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3039902.3039908","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W347636100","https://openalex.org/W602520086","https://openalex.org/W2054261835","https://openalex.org/W2119658153","https://openalex.org/W2122740326","https://openalex.org/W4240267682"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2362523726","https://openalex.org/W2136295006","https://openalex.org/W1761969858","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W1967938402","https://openalex.org/W2132512458"],"abstract_inverted_index":{"Designing":[0],"with":[1,80,118],"Hardware":[2],"Description":[3],"Languages":[4],"(HDLs)":[5],"is":[6,22,50,61,111],"still":[7],"the":[8,29,34,68,71,103,115,122,127],"de":[9],"facto":[10],"standard":[11],"way":[12],"to":[13,85,90,101,142],"develop":[14,86],"FPGA-based":[15],"custom":[16],"computing":[17],"systems,":[18],"and":[19,58,99,108,121,131,140],"RTL":[20,72,128],"simulation":[21,47,65,73,129],"an":[23],"important":[24],"step":[25],"in":[26,67],"ensuring":[27],"that":[28,126,136],"designed":[30],"hardware":[31],"behavior":[32,130],"meets":[33],"design":[35],"specification.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"propose":[41],"a":[42,64,87],"new":[43],"high-speed":[44],"Verilog":[45,92],"HDL":[46,93],"method.":[48],"It":[49],"based":[51],"on":[52],"two":[53],"previously":[54],"proposed":[55,116],"techniques:":[56],"ArchHDL":[57,60,76,97],"Pyverilog.":[59],"used":[62],"as":[63,135],"engine":[66],"method":[69,117],"because":[70],"provided":[74],"by":[75],"can":[77,105],"be":[78,106],"parallelized":[79],"OpenMP.":[81],"We":[82,113],"use":[83],"Pyverilog":[84],"code":[88,95],"translator":[89,104],"convert":[91],"source":[94],"into":[96],"code,":[98],"due":[100],"this,":[102],"realized":[107],"its":[109],"implementation":[110],"lightweight.":[112],"compare":[114],"Synopsys":[119,138],"VCS,":[120],"experimental":[123],"results":[124],"show":[125],"speed":[132],"are":[133],"same":[134],"of":[137],"VCS":[139],"up":[141],"5.8x":[143],"better":[144],"respectively.":[145]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}