{"id":"https://openalex.org/W2604203083","doi":"https://doi.org/10.1145/3036669.3044804","title":"CAD Opportunities with Hyper-Pipelining","display_name":"CAD Opportunities with Hyper-Pipelining","publication_year":2017,"publication_date":"2017-03-15","ids":{"openalex":"https://openalex.org/W2604203083","doi":"https://doi.org/10.1145/3036669.3044804","mag":"2604203083"},"language":"en","primary_location":{"id":"doi:10.1145/3036669.3044804","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3044804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5044099321"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02427384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9514528512954712},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8210799694061279},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7508652210235596},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.6735912561416626},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5957293510437012},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5876759886741638},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5702970027923584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.498227596282959},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48415452241897583},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4723980128765106},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4410477876663208},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.42562925815582275},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41176629066467285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4019509553909302},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.23408827185630798},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18922317028045654},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12079781293869019},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09003111720085144}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9514528512954712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8210799694061279},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7508652210235596},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.6735912561416626},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5957293510437012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5876759886741638},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5702970027923584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.498227596282959},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48415452241897583},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4723980128765106},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4410477876663208},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.42562925815582275},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41176629066467285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4019509553909302},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.23408827185630798},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18922317028045654},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12079781293869019},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09003111720085144},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3036669.3044804","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3044804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2155325307","https://openalex.org/W2155582075","https://openalex.org/W4256142740","https://openalex.org/W1519734376","https://openalex.org/W1869918998","https://openalex.org/W4241609064","https://openalex.org/W2110618453","https://openalex.org/W2056616949","https://openalex.org/W4250147604","https://openalex.org/W2106473597"],"abstract_inverted_index":{"Hyper-pipelining":[0],"is":[1,104],"a":[2,23,69],"design":[3,72,119,132],"technique":[4,74],"that":[5,30,54],"results":[6],"in":[7,13,51,82,94],"significant":[8],"performance":[9,44],"and":[10,46,107,122,135],"throughput":[11],"improvements":[12],"latency-insensitive":[14],"designs.":[15],"Modern":[16],"FPGA":[17,96],"architectures":[18],"like":[19,62],"Intel's":[20],"Stratix\u00ae10":[21],"feature":[22],"revolutionary":[24],"register-rich":[25],"HyperFlex?":[26],"core":[27],"fabric":[28],"architecture":[29],"make":[31],"it":[32,116],"amenable":[33],"for":[34,118],"hyper-pipelining.":[35],"Design":[36],"implementation":[37],"CAD":[38,124,133],"tools":[39],"can":[40,49,55],"provide":[41,108],"insights":[42,109],"into":[43,110],"bottlenecks":[45],"how":[47],"hyper-pipelining":[48,128],"result":[50],"improved":[52],"performance,":[53],"then":[56],"be":[57,140],"implemented":[58],"using":[59],"well-known":[60],"techniques":[61],"retiming.":[63],"Retiming":[64],"was":[65],"first":[66],"introduced":[67],"as":[68],"powerful":[70],"sequential":[71],"optimization":[73],"three":[75],"decades":[76],"ago,":[77],"yet":[78],"gained":[79,91],"limited":[80],"popularity":[81,93],"the":[83,95,105,113,130],"ASIC":[84],"industry.":[85,97],"In":[86],"recent":[87],"years,":[88],"retiming":[89],"has":[90],"tremendous":[92],"This":[98],"talk":[99],"will":[100,138],"discuss":[101],"why":[102],"this":[103],"case,":[106],"some":[111],"of":[112,127],"interesting":[114],"opportunities":[115],"presents":[117],"implementation,":[120],"analysis,":[121],"verification":[123],"tools.":[125],"Impacts":[126],"on":[129],"physical":[131],"flow":[134],"timing":[136],"closure":[137],"also":[139],"discussed.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}