{"id":"https://openalex.org/W2596450556","doi":"https://doi.org/10.1145/3036669.3036682","title":"An Effective Timing-Driven Detailed Placement Algorithm for FPGAs","display_name":"An Effective Timing-Driven Detailed Placement Algorithm for FPGAs","publication_year":2017,"publication_date":"2017-03-15","ids":{"openalex":"https://openalex.org/W2596450556","doi":"https://doi.org/10.1145/3036669.3036682","mag":"2596450556"},"language":"en","primary_location":{"id":"doi:10.1145/3036669.3036682","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015818630","display_name":"Shounak Dhar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shounak Dhar","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Intel, San Jose, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, San Jose, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068392026","display_name":"Saurabh Adya","orcid":"https://orcid.org/0009-0000-4533-6577"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saurabh Adya","raw_affiliation_strings":["Intel, San Jose, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, San Jose, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049203311","display_name":"Love Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Love Singhal","raw_affiliation_strings":["Intel, San Jose, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, San Jose, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032010544","display_name":"Nikolay Rubanov","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikolay Rubanov","raw_affiliation_strings":["Intel, San Jose, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, San Jose, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["University of Texas at Austin, Austin, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7309,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.72390793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.741064727306366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7243136167526245},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4843360185623169},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47721701860427856},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4400850236415863},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.43282270431518555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3488740921020508},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34269851446151733},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.08829039335250854},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.07781505584716797}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.741064727306366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7243136167526245},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4843360185623169},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47721701860427856},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4400850236415863},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.43282270431518555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3488740921020508},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34269851446151733},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.08829039335250854},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.07781505584716797}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3036669.3036682","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1970795504","https://openalex.org/W2000089152","https://openalex.org/W2003764518","https://openalex.org/W2003799216","https://openalex.org/W2023788229","https://openalex.org/W2024146094","https://openalex.org/W2082354275","https://openalex.org/W2094806828","https://openalex.org/W2095366385","https://openalex.org/W2097845952","https://openalex.org/W2100502052","https://openalex.org/W2104079056","https://openalex.org/W2107966189","https://openalex.org/W2113066134","https://openalex.org/W2121186567","https://openalex.org/W2121244114","https://openalex.org/W2159108520","https://openalex.org/W2505236094","https://openalex.org/W2536774307","https://openalex.org/W4236182951","https://openalex.org/W4302378000","https://openalex.org/W6650275981","https://openalex.org/W6676207309"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W3183044703","https://openalex.org/W1608572506","https://openalex.org/W2268808286","https://openalex.org/W2789746727","https://openalex.org/W2757041715"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,32,57,94],"new":[6,48],"timing-driven":[7],"detailed":[8,52],"placement":[9,53,65,83,101],"technique":[10],"for":[11],"FPGAs":[12],"based":[13,43],"on":[14,90],"optimizing":[15],"critical":[16,26,73],"paths.":[17],"Our":[18],"approach":[19],"extends":[20],"well":[21],"beyond":[22],"the":[23,51,64,70,78,82],"previously":[24],"known":[25],"path":[27,59,74],"optimization":[28,45,60],"approaches":[29],"and":[30,62],"explores":[31],"significantly":[33],"larger":[34],"solution":[35],"space.":[36],"It":[37],"is":[38],"also":[39],"complementary":[40],"to":[41],"single-net":[42],"timing":[44,72],"approaches.":[46],"The":[47],"algorithm":[49],"models":[50],"improvement":[54,104],"problem":[55],"as":[56],"shortest":[58],"problem,":[61],"optimizes":[63],"of":[66,80,84,105],"all":[67],"elements":[68],"in":[69],"entire":[71],"simultaneously,":[75],"while":[76],"minimizing":[77],"costs":[79],"adjusting":[81],"adjacent":[85],"non-critical":[86],"elements.":[87],"Experimental":[88],"results":[89],"industrial":[91],"circuits":[92],"using":[93],"modern":[95],"FPGA":[96],"device":[97],"show":[98],"an":[99],"average":[100],"clock":[102],"frequency":[103],"4.5%.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}