{"id":"https://openalex.org/W2604893700","doi":"https://doi.org/10.1145/3036669.3036678","title":"Hierarchical and Analytical Placement Techniques for High-Performance Analog Circuits","display_name":"Hierarchical and Analytical Placement Techniques for High-Performance Analog Circuits","publication_year":2017,"publication_date":"2017-03-15","ids":{"openalex":"https://openalex.org/W2604893700","doi":"https://doi.org/10.1145/3036669.3036678","mag":"2604893700"},"language":"en","primary_location":{"id":"doi:10.1145/3036669.3036678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063480857","display_name":"Biying Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Biying Xu","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030597298","display_name":"Shaolan Li","orcid":"https://orcid.org/0000-0002-2736-5451"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaolan Li","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078415010","display_name":"Xiaoqing Xu","orcid":"https://orcid.org/0000-0002-5314-7669"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoqing Xu","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5063480857"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.6025,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.84242141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.669131338596344},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6362805366516113},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5813170075416565},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.576780378818512},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5646044611930847},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.547762930393219},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5300509929656982},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.5123263597488403},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.48124122619628906},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4434535503387451},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4381394684314728},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3834814429283142},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3584379255771637},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33064448833465576},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22186163067817688},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20632362365722656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12824520468711853}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.669131338596344},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6362805366516113},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5813170075416565},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.576780378818512},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5646044611930847},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.547762930393219},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5300509929656982},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.5123263597488403},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.48124122619628906},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4434535503387451},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4381394684314728},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3834814429283142},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3584379255771637},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33064448833465576},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22186163067817688},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20632362365722656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12824520468711853},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3036669.3036678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G11681009","display_name":null,"funder_award_id":"1527320","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1615721513","https://openalex.org/W1976234067","https://openalex.org/W1980793905","https://openalex.org/W2004141433","https://openalex.org/W2016160133","https://openalex.org/W2041867638","https://openalex.org/W2043503568","https://openalex.org/W2048284019","https://openalex.org/W2086629796","https://openalex.org/W2095117703","https://openalex.org/W2100776169","https://openalex.org/W2108229403","https://openalex.org/W2109220922","https://openalex.org/W2118739216","https://openalex.org/W2127708750","https://openalex.org/W2134213060","https://openalex.org/W2141019759","https://openalex.org/W2165288609","https://openalex.org/W2295569708","https://openalex.org/W2332691800","https://openalex.org/W2343593014","https://openalex.org/W4236269389"],"related_works":["https://openalex.org/W85694287","https://openalex.org/W2885948601","https://openalex.org/W4241171805","https://openalex.org/W2020253769","https://openalex.org/W2143930978","https://openalex.org/W4239381562","https://openalex.org/W129745824","https://openalex.org/W2131154858","https://openalex.org/W2086270490","https://openalex.org/W2361901082"],"abstract_inverted_index":{"High-performance":[0],"analog":[1,70],"integrated":[2],"circuits":[3,71],"usually":[4],"require":[5],"minimizing":[6],"critical":[7,16,32,97,169],"parasitic":[8,170],"loading,":[9,171],"which":[10,73,165],"can":[11,118,166],"be":[12,38,119],"modeled":[13],"by":[14],"the":[15,21,45,109,139,150,189,192],"net":[17,33],"wire":[18,34,55],"length":[19,35,56],"in":[20,42,94,121],"layout":[22],"stage.":[23],"In":[24,58],"order":[25],"to":[26,44],"reduce":[27],"post-layout":[28],"circuit":[29,89],"performance":[30],"degradation,":[31],"minimization":[36],"should":[37],"considered":[39],"during":[40],"placement,":[41,72],"addition":[43],"conventional":[46],"optimization":[47],"objectives":[48],"of":[49,138,142,153,191],"total":[50,172],"area":[51,173],"and":[52,65,81,103,174,176,184],"half":[53],"perimeter":[54],"(HPWL).":[57],"this":[59],"paper,":[60],"we":[61],"develop":[62],"effective":[63],"hierarchical":[64,84,100,178],"analytical":[66],"techniques":[67],"for":[68,112,130],"high-performance":[69],"is":[74,90,163],"a":[75,95,156],"complex":[76],"problem":[77],"given":[78],"its":[79],"multi-objectives":[80],"constraints":[82,102,105],"(e.g.":[83],"symmetric":[85,101,179],"groups).":[86],"The":[87],"entire":[88],"first":[91],"partitioned":[92],"hierarchically":[93],"top-down,":[96],"parasitics":[98],"aware,":[99],"proximity":[104],"feasible":[106],"manner,":[107],"where":[108],"placement":[110,126,151],"subproblem":[111],"each":[113,116,131],"partition":[114,132],"at":[115],"level":[117],"solved":[120],"reasonable":[122],"run-time.":[123],"Then,":[124],"different":[125,154],"variants":[127,152,182],"are":[128],"generated":[129],"from":[133],"bottom":[134],"up,":[135],"taking":[136],"advantage":[137],"computation":[140],"power":[141],"modern":[143],"multi-core":[144],"systems":[145],"with":[146],"parallelization.":[147],"To":[148],"assemble":[149],"subpartitions,":[155],"Mixed":[157],"Integer":[158],"Linear":[159],"Programming":[160],"(MILP)":[161],"formulation":[162],"proposed":[164,193],"simultaneously":[167],"minimize":[168],"HPWL,":[175],"handle":[177],"constraints,":[180],"module":[181],"selection":[183],"orientation.":[185],"Experimental":[186],"results":[187],"demonstrate":[188],"effectiveness":[190],"techniques.":[194]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}