{"id":"https://openalex.org/W2604690070","doi":"https://doi.org/10.1145/3036669.3036676","title":"Improving Detailed Routability and Pin Access with 3D Monolithic Standard Cells","display_name":"Improving Detailed Routability and Pin Access with 3D Monolithic Standard Cells","publication_year":2017,"publication_date":"2017-03-15","ids":{"openalex":"https://openalex.org/W2604690070","doi":"https://doi.org/10.1145/3036669.3036676","mag":"2604690070"},"language":"en","primary_location":{"id":"doi:10.1145/3036669.3036676","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069028055","display_name":"Daohang Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daohang Shi","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8289570808410645},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8008744716644287},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7174843549728394},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.618954062461853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5927243828773499},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.5657146573066711},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5091473460197449},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.508424699306488},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.47299012541770935},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.42410171031951904},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37904030084609985},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35571983456611633},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.341572642326355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30947864055633545},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28942880034446716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24729284644126892},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16853025555610657},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08987075090408325}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8289570808410645},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8008744716644287},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7174843549728394},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.618954062461853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5927243828773499},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.5657146573066711},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5091473460197449},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.508424699306488},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47299012541770935},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.42410171031951904},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37904030084609985},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35571983456611633},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.341572642326355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30947864055633545},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28942880034446716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24729284644126892},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16853025555610657},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08987075090408325},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3036669.3036676","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1063008855","display_name":"SHF: Small: Bridging the Gap Between Global and Detailed Routing of Integrated Circuits","funder_award_id":"1608040","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1976496997","https://openalex.org/W1999116995","https://openalex.org/W2085310683","https://openalex.org/W2089979174","https://openalex.org/W2091525988","https://openalex.org/W2092840182","https://openalex.org/W2140069842","https://openalex.org/W2161629461","https://openalex.org/W2163262984","https://openalex.org/W2293811830","https://openalex.org/W2295357384","https://openalex.org/W2336236367","https://openalex.org/W2396320384"],"related_works":["https://openalex.org/W2313440505","https://openalex.org/W3123744736","https://openalex.org/W2137691148","https://openalex.org/W1505848319","https://openalex.org/W4281399881","https://openalex.org/W3166006430","https://openalex.org/W4281971614","https://openalex.org/W2049180840","https://openalex.org/W1992086467","https://openalex.org/W2121736714"],"abstract_inverted_index":{"We":[0,18,80],"study":[1],"the":[2,72,77,95,101,104,117],"impact":[3],"of":[4,27,33,52,103],"using":[5,133,138],"3D":[6],"monolithic":[7],"(3DM)":[8],"standard":[9,25,34,111,140],"cells":[10,30,36,135],"on":[11,94,116],"improving":[12],"detailed":[13,114,130],"routability":[14,131],"and":[15,50,60,67,113],"pin":[16],"access.":[17],"propose":[19,82],"a":[20,110],"design":[21],"flow":[22],"which":[23,87],"transforms":[24],"rows":[26,32],"single-tier":[28],"\"2D\"":[29],"into":[31,38],"3DM":[35,78,97,134],"folded":[37],"two":[39,73],"tiers.":[40],"The":[41],"transformation":[42],"preserves":[43],"layout":[44],"characteristics":[45],"such":[46],"as":[47,89,92],"overall":[48],"area":[49],"number":[51],"metal":[53,118],"layers":[54,119],"for":[55,121],"signal":[56,122],"routing":[57,69,98],"(i.e.,":[58],"M2":[59],"above).":[61],"It":[62],"also":[63],"creates":[64],"redundant":[65],"pins":[66],"free":[68,96],"tracks":[70],"in":[71,129],"tiers":[74],"used":[75],"by":[76],"cells.":[79,141],"then":[81],"an":[83],"Integer":[84],"Linear":[85],"Program":[86],"routes":[88],"many":[90],"nets":[91,105],"possible":[93],"tracks,":[99],"leaving":[100],"rest":[102],"to":[106,137],"be":[107],"routed":[108],"via":[109],"global":[112],"router":[115],"dedicated":[120],"routing.":[123],"Our":[124],"experiments":[125],"show":[126],"significant":[127],"improvement":[128],"metrics":[132],"compared":[136],"2D":[139]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}