{"id":"https://openalex.org/W2589417202","doi":"https://doi.org/10.1145/3036669.3036675","title":"Physical Design Considerations of One-level RRAM-based Routing Multiplexers","display_name":"Physical Design Considerations of One-level RRAM-based Routing Multiplexers","publication_year":2017,"publication_date":"2017-03-15","ids":{"openalex":"https://openalex.org/W2589417202","doi":"https://doi.org/10.1145/3036669.3036675","mag":"2589417202"},"language":"en","primary_location":{"id":"doi:10.1145/3036669.3036675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/224350","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055536889","display_name":"Edouard Giacomin","orcid":"https://orcid.org/0000-0002-5415-1870"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edouard Giacomin","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9663100242614746},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6817191243171692},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6325980424880981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6304647922515869},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48787403106689453},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.48764264583587646},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4863656163215637},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.473538339138031},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45659101009368896},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34690529108047485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3312162756919861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3204503059387207},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.27507534623146057},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2535363435745239},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1927342414855957}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9663100242614746},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6817191243171692},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6325980424880981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6304647922515869},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48787403106689453},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.48764264583587646},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4863656163215637},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.473538339138031},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45659101009368896},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34690529108047485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3312162756919861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3204503059387207},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27507534623146057},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2535363435745239},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1927342414855957},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3036669.3036675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3036669.3036675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 ACM on International Symposium on Physical Design","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:224350","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/224350","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:224350","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/224350","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1971000062","https://openalex.org/W1984588379","https://openalex.org/W2004823737","https://openalex.org/W2006798699","https://openalex.org/W2019965721","https://openalex.org/W2033811947","https://openalex.org/W2045197688","https://openalex.org/W2078177817","https://openalex.org/W2086709250","https://openalex.org/W2088846964","https://openalex.org/W2105281355","https://openalex.org/W2105408739","https://openalex.org/W2120544688","https://openalex.org/W2136983830","https://openalex.org/W2146437820","https://openalex.org/W2263042501","https://openalex.org/W2346205343","https://openalex.org/W4231529766","https://openalex.org/W6600197692"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W2054635671","https://openalex.org/W4242128654","https://openalex.org/W2545245183","https://openalex.org/W2152549830","https://openalex.org/W2017425642","https://openalex.org/W1993744883","https://openalex.org/W4246691826","https://openalex.org/W4238119721"],"abstract_inverted_index":{"Resistive":[0],"Random":[1],"Access":[2],"Memory(RRAM)":[3],"technology":[4],"opens":[5],"the":[6,23,34,47,50,75,87,91,97,106,121,139,150,166,171,206],"opportunity":[7],"for":[8],"granting":[9],"both":[10],"high-performance":[11],"and":[12,32,67,99,103,182],"low-power":[13],"features":[14],"to":[15,28,149,164,201,205],"routing":[16,30,42],"multiplexers.":[17],"In":[18],"this":[19],"paper,":[20],"we":[21,89],"study":[22,105],"physical":[24,51],"design":[25,52,117],"considerations":[26],"related":[27],"RRAM-based":[29],"multiplexers":[31,142,169,174,190,209],"particularly":[33],"integration":[35],"of":[36,53,62,77,109,113,123],"4T(ransistor)1R(RAM)":[37],"programming":[38,70,100],"structures":[39],"within":[40],"their":[41],"tree.":[43],"We":[44],"first":[45],"analyze":[46],"limitations":[48],"in":[49,111,175],"a":[54,134],"naive":[55],"one-level":[56,92],"4T1R-based":[57,93,141,168,189],"multiplexer,":[58],"such":[59],"as":[60,72,74,147],"co-integration":[61],"low-voltage":[63],"nominal":[64,98,154,212],"power":[65,183],"supply":[66],"high":[68],"voltage":[69,101],"supply,":[71],"well":[73],"use":[76],"long":[78,124],"metal":[79,125],"wires":[80,126],"across":[81],"different":[82],"isolating":[83],"wells.":[84],"To":[85],"address":[86],"limitations,":[88],"improve":[90,143,196],"multiplexer":[94],"by":[95,127,145,177,180,184,199],"re-arranging":[96],"domains,":[102],"also":[104],"optimal":[107],"location":[108],"RRAMs":[110],"terms":[112],"performance.":[114],"The":[115,187],"improved":[116,140,167,188],"can":[118,195],"effectively":[119],"reduce":[120],"length":[122],"50%.":[128],"Electrical":[129],"simulations":[130],"show":[131],"that":[132],"using":[133],"7nm":[135],"FinFET":[136],"transistor":[137],"technology,":[138],"delay":[144,179],"69%":[146],"compared":[148],"basic":[151],"design.":[152],"At":[153],"working":[155,210],"voltage,":[156],"considering":[157],"an":[158],"input":[159],"size":[160],"ranging":[161],"from":[162],"2":[163],"32,":[165],"outperform":[170],"best":[172,207],"CMOS":[173,208],"area":[176],"1.4x,":[178],"2x":[181,185],"respectively.":[186],"operating":[191],"at":[192,211],"near-Vt":[193],"regime":[194],"Power-Delay":[197],"Product":[198],"up":[200],"5.8x":[202],"when":[203],"compare":[204],"voltage.":[213]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}