{"id":"https://openalex.org/W2600117321","doi":"https://doi.org/10.1145/3027486","title":"Hoplite","display_name":"Hoplite","publication_year":2017,"publication_date":"2017-03-22","ids":{"openalex":"https://openalex.org/W2600117321","doi":"https://doi.org/10.1145/3027486","mag":"2600117321"},"language":"en","primary_location":{"id":"doi:10.1145/3027486","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3027486","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000733929","display_name":"Jan Gray","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108985","display_name":"Bellevue Hospital Center","ror":"https://ror.org/01ky34z31","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I1283621791","https://openalex.org/I4210086933","https://openalex.org/I4210108985"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jan Gray","raw_affiliation_strings":["Gray Research LLC, Bellevue, USA"],"affiliations":[{"raw_affiliation_string":"Gray Research LLC, Bellevue, USA","institution_ids":["https://openalex.org/I4210108985"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015534628"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":3.108,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.92609307,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"10","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8331153392791748},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7998499870300293},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7056509256362915},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6947548389434814},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5200197696685791},{"id":"https://openalex.org/keywords/deflection-routing","display_name":"Deflection routing","score":0.5124331116676331},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.5021510124206543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47918736934661865},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4746960997581482},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4620036780834198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4279898703098297},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3943979740142822},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.367466002702713},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.23326054215431213},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10399013757705688},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.0863318145275116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8331153392791748},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7998499870300293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7056509256362915},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6947548389434814},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5200197696685791},{"id":"https://openalex.org/C2781404978","wikidata":"https://www.wikidata.org/wiki/Q5251653","display_name":"Deflection routing","level":5,"score":0.5124331116676331},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.5021510124206543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47918736934661865},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4746960997581482},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4620036780834198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4279898703098297},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3943979740142822},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.367466002702713},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.23326054215431213},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10399013757705688},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.0863318145275116},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3027486","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3027486","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1969449685","https://openalex.org/W1970296212","https://openalex.org/W1976878754","https://openalex.org/W2017342740","https://openalex.org/W2045556598","https://openalex.org/W2082295213","https://openalex.org/W2106182601","https://openalex.org/W2106418317","https://openalex.org/W2123184444","https://openalex.org/W2128402381","https://openalex.org/W2133302417","https://openalex.org/W2160610190","https://openalex.org/W2170116489","https://openalex.org/W2418145342","https://openalex.org/W2602816542","https://openalex.org/W2999516464","https://openalex.org/W3143601411","https://openalex.org/W4250313346"],"related_works":["https://openalex.org/W2065192738","https://openalex.org/W1999351838","https://openalex.org/W1029987113","https://openalex.org/W1964215877","https://openalex.org/W3104397600","https://openalex.org/W1644436786","https://openalex.org/W2278071542","https://openalex.org/W2616122906","https://openalex.org/W2732589717","https://openalex.org/W2600117321"],"abstract_inverted_index":{"We":[0,33,98,221,250],"can":[1,125],"design":[2],"an":[3,15,36,198],"FPGA-optimized":[4],"lightweight":[5],"network-on-chip":[6],"(NoC)":[7],"router":[8,216],"for":[9,132,145,163,189],"flit-oriented":[10],"packet-switched":[11],"communication":[12],"that":[13,44,207,237,258],"is":[14,45],"order":[16],"of":[17,22,58,76,109,118,157,201,241,246,268],"magnitude":[18],"smaller":[19,180],"(in":[20],"terms":[21],"LUTs":[23,211],"and":[24,39,50,66,80,88,183,212,217,229,232],"FFs)":[25],"than":[26],"state-of-the-art":[27],"FPGA":[28,41,95,111,134,158,270],"overlay":[29,42,96],"routers":[30,175],"available":[31],"today.":[32],"present":[34],"Hoplite,":[35],"efficient,":[37],"lightweight,":[38],"fast":[40],"NoC":[43],"designed":[46],"to":[47,61,72,101,112,160,169,261,272],"be":[48],"small":[49],"compact":[51],"by":[52,136],"(1)":[53],"using":[54,68],"deflection":[55,174],"routing":[56],"instead":[57],"buffered":[59,129,170],"switching":[60],"eliminate":[62],"expensive":[63,121],"FIFO":[64],"buffers":[65],"(2)":[67],"a":[69,146,193,253],"torus":[70],"topology":[71],"reduce":[73],"the":[74,103,110,115,120,264,269],"cost":[75],"switch":[77,203],"crossbar.":[78],"Buffering":[79],"crossbar":[81,122],"implementation":[82],"complexities":[83],"have":[84],"traditionally":[85],"limited":[86],"speeds":[87],"imposed":[89],"heavy":[90],"resource":[91,116],"costs":[92],"in":[93,239],"conventional":[94],"NoCs.":[97],"take":[99],"care":[100],"exploit":[102],"fracturable":[104],"lookup":[105],"tables":[106],"(LUT)":[107],"organization":[108,257],"further":[113],"improve":[114],"efficiency":[117],"mapping":[119],"multiplexers.":[123],"Hoplite":[124,260],"outperform":[126],"classic,":[127],"bidirectional,":[128],"mesh":[130,171],"networks":[131],"single-flit-oriented":[133],"applications":[135],"as":[137,139],"much":[138],"1.5":[140],"\u00d7":[141,148,153,179,185],"(best":[142],"achievable":[143],"throughputs":[144,267],"10":[147,149],"system)":[150],"or":[151],"2.5":[152,184],"(allocating":[154],"same":[155],"amount":[156],"resources":[159],"both":[161],"NoCs)":[162],"uniform":[164],"random":[165],"traffic.":[166],"When":[167],"compared":[168],"switches,":[172],"FPGA-based":[173],"are":[176],"\u2248":[177],"3.5":[178],"(HLS-generated":[181],"switch)":[182],"faster":[186],"(clock":[187],"period)":[188],"32b":[190],"payloads.":[191],"In":[192],"separate":[194],"experiment,":[195],"we":[196],"hand-crafted":[197],"RTL":[199],"version":[200],"our":[202],"with":[204],"location":[205],"constraints":[206],"requires":[208],"only":[209],"60":[210],"100":[213],"FFs":[214],"per":[215],"runs":[218],"at":[219],"2.9ns.":[220],"conduct":[222],"additional":[223],"layout":[224],"experiments":[225],"on":[226],"modern":[227],"Xilinx":[228],"Altera":[230],"FPGAs":[231],"demonstrate":[233,252],"wide-channel":[234],"chip-spanning":[235],"layouts":[236],"run":[238],"excess":[240],"300MHz":[242],"while":[243],"consuming":[244],"10--15%":[245],"overall":[247],"chip":[248],"resources.":[249],"also":[251],"clustered":[254],"RISC-V":[255],"multiprocessor":[256],"uses":[259],"help":[262],"deliver":[263],"high":[265],"processing":[266],"architecture":[271],"user":[273],"applications.":[274]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2017-04-07T00:00:00"}