{"id":"https://openalex.org/W2605091737","doi":"https://doi.org/10.1145/3019610","title":"Low-Power Clock Tree Synthesis for 3D-ICs","display_name":"Low-Power Clock Tree Synthesis for 3D-ICs","publication_year":2017,"publication_date":"2017-04-03","ids":{"openalex":"https://openalex.org/W2605091737","doi":"https://doi.org/10.1145/3019610","mag":"2605091737"},"language":"en","primary_location":{"id":"doi:10.1145/3019610","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3019610","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064115741","display_name":"Tiantao Lu","orcid":"https://orcid.org/0000-0003-4431-811X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiantao Lu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.3359,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.59847088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"22","issue":"3","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8200199604034424},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7464470267295837},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6918457746505737},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6093809008598328},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5428173542022705},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.45745009183883667},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4263418912887573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34277239441871643},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3353712558746338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32592377066612244},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.24960923194885254},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20133695006370544}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8200199604034424},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7464470267295837},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6918457746505737},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6093809008598328},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5428173542022705},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.45745009183883667},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4263418912887573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34277239441871643},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3353712558746338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32592377066612244},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.24960923194885254},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20133695006370544},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3019610","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3019610","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5416767576","display_name":null,"funder_award_id":"CCF-0917057","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1978169009","https://openalex.org/W1996445094","https://openalex.org/W2001560636","https://openalex.org/W2002410918","https://openalex.org/W2023981464","https://openalex.org/W2033768202","https://openalex.org/W2035957933","https://openalex.org/W2041404167","https://openalex.org/W2045967129","https://openalex.org/W2059417170","https://openalex.org/W2060419733","https://openalex.org/W2091283109","https://openalex.org/W2122915341","https://openalex.org/W2123159753","https://openalex.org/W2123953188","https://openalex.org/W2127128585","https://openalex.org/W2128876681","https://openalex.org/W2133279383","https://openalex.org/W2133867543","https://openalex.org/W2136047350","https://openalex.org/W2136529615","https://openalex.org/W2136768070","https://openalex.org/W2140367260","https://openalex.org/W2143629014","https://openalex.org/W2149996407","https://openalex.org/W2150593711","https://openalex.org/W2153087216","https://openalex.org/W2158473722","https://openalex.org/W2163961680","https://openalex.org/W2171134634","https://openalex.org/W2318649003","https://openalex.org/W2407281185","https://openalex.org/W2496375231","https://openalex.org/W2513753462","https://openalex.org/W2978725006","https://openalex.org/W3140585965","https://openalex.org/W3148768868"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W1999924508","https://openalex.org/W4231008241","https://openalex.org/W2125201667"],"abstract_inverted_index":{"We":[0,14,97],"propose":[1],"efficient":[2],"algorithms":[3],"to":[4,18,32,71,92,172],"construct":[5],"a":[6,66,72,99,134,173],"low-power":[7],"clock":[8,20,29,35,48,86,101,111,120,150,175,186,198,205],"tree":[9,30,42,102,112,121,187,199],"for":[10,106],"through-silicon-via":[11],"(TSV)-based":[12],"3D-ICs.":[13],"use":[15],"shutdown":[16,67,125,170],"gates":[17,171],"save":[19],"trees\u2019":[21],"dynamic":[22],"power,":[23],"which":[24,79],"selectively":[25],"turn":[26],"off":[27],"certain":[28],"branches":[31,43],"avoid":[33],"unnecessary":[34],"activities":[36],"when":[37],"the":[38,89,143,149,164,169],"modules":[39,154],"in":[40,55,60,88,197],"these":[41],"are":[44],"inactive.":[45],"While":[46],"this":[47],"gating":[49],"technique":[50],"has":[51],"been":[52],"extensively":[53],"studied":[54],"2D":[56],"circuits,":[57],"its":[58],"application":[59],"3D-ICs":[61],"is":[62,69],"unclear.":[63],"In":[64],"3D-ICs,":[65],"gate":[68],"connected":[70],"control":[73,77,179],"signal":[74],"unit":[75],"through":[76],"TSVs,":[78],"may":[80],"cause":[81],"placement":[82],"conflicts":[83],"with":[84,123,155,183],"existing":[85],"TSVs":[87],"layout":[90],"due":[91],"TSV\u2019s":[93,180],"large":[94],"physical":[95],"dimension.":[96],"develop":[98],"two-phase":[100],"synthesis":[103,188],"design":[104],"flow":[105],"3D-ICs:":[107],"(1)":[108,142],"3D":[109,174,185],"abstract":[110],"generation":[113],"based":[114,128],"on":[115,129],"K-means":[116,144,191],"clustering":[117,145,153],"and":[118,133,159,162],"(2)":[119,163],"embedding":[122],"simultaneous":[124],"gates\u2019":[126],"insertion":[127],"simulated":[130],"annealing":[131],"(SA)":[132],"force-directed":[135],"TSV":[136],"placer.":[137],"Experimental":[138],"results":[139],"indicate":[140],"that":[141],"heuristic":[146],"significantly":[147],"reduces":[148],"power":[151,200],"by":[152],"similar":[156],"switching":[157],"behavior":[158],"close":[160],"proximity,":[161],"SA":[165],"algorithm":[166],"effectively":[167],"inserts":[168],"tree,":[176],"while":[177,202],"considering":[178],"placement.":[181],"Compared":[182],"previous":[184],"techniques,":[189],"our":[190],"clustering-based":[192],"approach":[193],"achieves":[194],"larger":[195],"reduction":[196],"consumption":[201],"ensuring":[203],"zero":[204],"skew.":[206]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}