{"id":"https://openalex.org/W2585598703","doi":"https://doi.org/10.1145/3003733.3003797","title":"A Co-Design Approach For Rapid Prototyping Of Image Processing On SoC FPGAs","display_name":"A Co-Design Approach For Rapid Prototyping Of Image Processing On SoC FPGAs","publication_year":2016,"publication_date":"2016-11-10","ids":{"openalex":"https://openalex.org/W2585598703","doi":"https://doi.org/10.1145/3003733.3003797","mag":"2585598703"},"language":"en","primary_location":{"id":"doi:10.1145/3003733.3003797","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3003733.3003797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th Pan-Hellenic Conference on Informatics","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079245518","display_name":"Ioannis Stratakos","orcid":"https://orcid.org/0000-0002-1103-8202"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Stratakos","raw_affiliation_strings":["University of Athens, Digital Systems Team, Zografou, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Athens, Digital Systems Team, Zografou, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030998325","display_name":"Dionysios Reisis","orcid":"https://orcid.org/0000-0002-9265-3599"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dionysios Reisis","raw_affiliation_strings":["University of Athens, Digital Systems Team, Zografou, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Athens, Digital Systems Team, Zografou, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060953706","display_name":"Konstantinos Maragos","orcid":"https://orcid.org/0000-0001-7684-1111"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Maragos","raw_affiliation_strings":["National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Microprocessors and Digital Systems Laboratory, Zografou, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1838697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8571935296058655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7621033191680908},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7372499704360962},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6510429382324219},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4969084560871124},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4631158113479614},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4591673016548157},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3570594787597656},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3558708429336548},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3290945589542389},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.24787557125091553},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1367655098438263},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09916526079177856}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8571935296058655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7621033191680908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7372499704360962},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6510429382324219},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4969084560871124},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4631158113479614},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4591673016548157},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3570594787597656},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3558708429336548},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3290945589542389},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.24787557125091553},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1367655098438263},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09916526079177856},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3003733.3003797","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3003733.3003797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th Pan-Hellenic Conference on Informatics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2111308925","https://openalex.org/W2166029537","https://openalex.org/W2544799496"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2366961778"],"abstract_inverted_index":{"Achieving":[0],"real-time":[1,57,109],"performance":[2,146],"in":[3,32],"image":[4,58],"processing":[5,40,59],"with":[6,41],"embedded":[7,91],"devices":[8],"poses":[9],"a":[10,123],"very":[11,29],"challenging":[12],"task":[13],"due":[14],"to":[15,52],"the":[16,23,70,74,80,89,102,108,112,116,119,129,136,149,153,155,158,162],"computationally":[17],"and":[18,76,79,135,161],"memory":[19],"intensive":[20],"nature":[21],"of":[22,73,82,111,118,125,152],"algorithms.":[24],"The":[25],"FPGA":[26,63,140],"platforms":[27],"provide":[28],"attractive":[30],"solutions":[31],"such":[33],"applications,":[34],"because":[35],"they":[36],"support":[37],"highly":[38],"parallel":[39],"low":[42],"power":[43,163],"consumption.":[44,164],"In":[45],"this":[46,95],"paper":[47],"we":[48,97,105,127],"present":[49,143],"an":[50,83,144],"approach":[51,66,96],"increase":[53],"productivity":[54],"when":[55],"developing":[56],"algorithms":[60],"on":[61,88,94],"SoC":[62],"devices.":[64],"Our":[65],"is":[67],"centered":[68],"around":[69],"fast":[71],"communication":[72,159],"HW":[75],"SW":[77],"components":[78],"use":[81,128],"open-source":[84],"operating":[85],"system":[86],"hosted":[87],"existing":[90],"processor.":[92],"Based":[93],"decrease":[98],"time-to-market":[99],"while":[100],"at":[101],"same":[103],"time":[104],"avoid":[106],"hindering":[107],"operation":[110,156],"system.":[113],"To":[114],"demonstrate":[115],"capabilities":[117],"proposed":[120],"system,":[121],"as":[122],"proof":[124],"concept,":[126],"well":[130],"known":[131],"Harris":[132],"detection":[133],"algorithm":[134],"Xilinx":[137],"Zynq":[138],"XC7Z020":[139],"device.":[141],"We":[142],"in-depth":[145],"analysis":[147],"regarding":[148],"resource":[150],"utilization":[151],"FPGA,":[154],"frequency,":[157],"overhead":[160]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}