{"id":"https://openalex.org/W2601734725","doi":"https://doi.org/10.1145/2990299.2990320","title":"Transforming VHDL descriptions into formal component-based models","display_name":"Transforming VHDL descriptions into formal component-based models","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2601734725","doi":"https://doi.org/10.1145/2990299.2990320","mag":"2601734725"},"language":"en","primary_location":{"id":"doi:10.1145/2990299.2990320","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2990299.2990320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062604298","display_name":"Ayoub Nouri","orcid":"https://orcid.org/0000-0001-8959-5212"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ayoub Nouri","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044272665","display_name":"Rahma Ben Atitallah","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rahma Ben Atitallah","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089717134","display_name":"Anca Molnos","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Anca Molnos","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081881297","display_name":"Christian Fabre","orcid":"https://orcid.org/0000-0002-9117-2056"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christian Fabre","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069140128","display_name":"Fr\u00e9d\u00e9ric Heitzmann","orcid":"https://orcid.org/0000-0002-3316-4146"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Heitzmann","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020536080","display_name":"Olivier Debicki","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Debicki","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5062604298"],"corresponding_institution_ids":["https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20349821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"128","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7867249250411987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.783663809299469},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.7598181962966919},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.59559565782547},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.574070930480957},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.554290235042572},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5451395511627197},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5109761953353882},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.5070765018463135},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5045629739761353},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.48160549998283386},{"id":"https://openalex.org/keywords/model-transformation","display_name":"Model transformation","score":0.4746858775615692},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.4512289762496948},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38748231530189514},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3834088444709778},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3090866506099701},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14635679125785828},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12711873650550842},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07922178506851196}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7867249250411987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.783663809299469},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.7598181962966919},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.59559565782547},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.574070930480957},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.554290235042572},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5451395511627197},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5109761953353882},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5070765018463135},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5045629739761353},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48160549998283386},{"id":"https://openalex.org/C2779791154","wikidata":"https://www.wikidata.org/wiki/Q258040","display_name":"Model transformation","level":3,"score":0.4746858775615692},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4512289762496948},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38748231530189514},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3834088444709778},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3090866506099701},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14635679125785828},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12711873650550842},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07922178506851196},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2990299.2990320","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2990299.2990320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W34675824","https://openalex.org/W179373627","https://openalex.org/W963977683","https://openalex.org/W1450051725","https://openalex.org/W1505685495","https://openalex.org/W1516826584","https://openalex.org/W1523448801","https://openalex.org/W1987439631","https://openalex.org/W2048903680","https://openalex.org/W2050846431","https://openalex.org/W2084772005","https://openalex.org/W2117464392","https://openalex.org/W2133038101","https://openalex.org/W2163101554","https://openalex.org/W2495970142","https://openalex.org/W2532564547","https://openalex.org/W2533938830","https://openalex.org/W4246084264","https://openalex.org/W6728623717","https://openalex.org/W6739848815"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W91013505"],"abstract_inverted_index":{"In":[0],"this":[1,58],"work,":[2],"we":[3,27],"investigate":[4],"a":[5,65,100],"transformation":[6,66,105],"of":[7,21,63,72],"VHDL":[8,43,88],"descriptions":[9],"into":[10],"equivalent":[11],"formal":[12,31,70,83],"models.":[13,96],"The":[14,60],"targeted":[15],"equivalence":[16],"is":[17,106],"at":[18,29],"the":[19,22,35,41,48,54,69,81,104],"level":[20],"functional":[23,37,90],"behavior.":[24],"That":[25],"is,":[26],"aim":[28],"producing":[30,93],"models":[32],"that":[33,103],"have":[34],"same":[36,82],"simulation":[38,91],"behavior":[39],"as":[40,53],"original":[42],"implementation.":[44],"We":[45,97],"rely":[46],"on":[47],"BIP":[49,95],"component-based":[50],"modeling":[51,79],"language":[52],"underlying":[55],"formalism":[56],"for":[57,76],"transformation.":[59],"expected":[61],"benefits":[62],"such":[64],"are:":[67],"enabling":[68],"verification":[71],"hardware":[73],"designs,":[74],"allowing":[75],"software/hardware":[77],"system":[78],"within":[80],"framework,":[84],"and,":[85],"potentially,":[86],"accelerating":[87],"designs":[89],"by":[92],"distributed":[94],"show,":[98],"through":[99],"case":[101],"study,":[102],"feasible":[107],"and":[108],"worth":[109],"to":[110],"develop.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}