{"id":"https://openalex.org/W2602326473","doi":"https://doi.org/10.1145/2990299.2990313","title":"Rapid SoC prototyping utilizing quilt packaging technology for modular functional IC partitioning","display_name":"Rapid SoC prototyping utilizing quilt packaging technology for modular functional IC partitioning","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2602326473","doi":"https://doi.org/10.1145/2990299.2990313","mag":"2602326473"},"language":"en","primary_location":{"id":"doi:10.1145/2990299.2990313","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2990299.2990313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110909710","display_name":"Tian Lu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tian Lu","raw_affiliation_strings":["Indiana Integrated Circuits"],"affiliations":[{"raw_affiliation_string":"Indiana Integrated Circuits","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009048460","display_name":"Carlos Ortega","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carlos Ortega","raw_affiliation_strings":["Indiana Integrated Circuits"],"affiliations":[{"raw_affiliation_string":"Indiana Integrated Circuits","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028589706","display_name":"Jason M. Kulick","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jason Kulick","raw_affiliation_strings":["Indiana Integrated Circuits"],"affiliations":[{"raw_affiliation_string":"Indiana Integrated Circuits","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040559991","display_name":"Gary H. Bernstein","orcid":"https://orcid.org/0000-0002-7555-2956"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. H. Bernstein","raw_affiliation_strings":["Indiana Integrated Circuits"],"affiliations":[{"raw_affiliation_string":"Indiana Integrated Circuits","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036810200","display_name":"Scott Ardisson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Ardisson","raw_affiliation_strings":["Manifold Technologies"],"affiliations":[{"raw_affiliation_string":"Manifold Technologies","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048024846","display_name":"Rob Engelhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I77566578","display_name":"United Microelectronics (United States)","ror":"https://ror.org/00vrhw316","country_code":"US","type":"company","lineage":["https://openalex.org/I4210161555","https://openalex.org/I77566578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rob Engelhardt","raw_affiliation_strings":["Plexus Microelectronics"],"affiliations":[{"raw_affiliation_string":"Plexus Microelectronics","institution_ids":["https://openalex.org/I77566578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5110909710"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18590243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6829676628112793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6491234302520752},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5953629612922668},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.5703563094139099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5319491028785706},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5259022116661072},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4897298812866211},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43355634808540344},{"id":"https://openalex.org/keywords/modular-programming","display_name":"Modular programming","score":0.41800910234451294},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4131608009338379},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3508656620979309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.328737735748291},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07600617408752441}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6829676628112793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6491234302520752},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5953629612922668},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.5703563094139099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5319491028785706},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5259022116661072},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4897298812866211},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43355634808540344},{"id":"https://openalex.org/C88482812","wikidata":"https://www.wikidata.org/wiki/Q6453666","display_name":"Modular programming","level":2,"score":0.41800910234451294},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4131608009338379},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3508656620979309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.328737735748291},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07600617408752441},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2990299.2990313","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2990299.2990313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W309907327","https://openalex.org/W804542300","https://openalex.org/W1495796533","https://openalex.org/W1964850870","https://openalex.org/W1965097869","https://openalex.org/W1988271617","https://openalex.org/W2046779246","https://openalex.org/W2057440253","https://openalex.org/W2058984634","https://openalex.org/W2090286088","https://openalex.org/W2102997211","https://openalex.org/W2120751181","https://openalex.org/W2140059513","https://openalex.org/W2143834376","https://openalex.org/W2154207667","https://openalex.org/W2157611458","https://openalex.org/W2508396726"],"related_works":["https://openalex.org/W4254365700","https://openalex.org/W1604487289","https://openalex.org/W1966285216","https://openalex.org/W2543122780","https://openalex.org/W2742808714","https://openalex.org/W2023632158","https://openalex.org/W196928559","https://openalex.org/W2147178958","https://openalex.org/W2526261315","https://openalex.org/W2000014635"],"abstract_inverted_index":{"A":[0],"microchip":[1],"integration":[2],"technology":[3,32,58],"called":[4],"Quilt":[5,56],"Packaging":[6,57],"(QP)":[7],"enables":[8,98],"rapid":[9],"prototyping":[10,70],"of":[11,40,114,125],"complex":[12],"SoCs":[13],"and":[14,22,45,52,71,89,108],"microwave/RF":[15],"systems,":[16],"as":[17,19],"well":[18],"optical,":[20],"power,":[21],"DSP":[23],"applications.":[24],"QP":[25,97],"is":[26],"a":[27,38,64],"direct":[28],"edge-to-edge":[29],"chip-level":[30,73],"interconnect":[31],"that":[33],"can":[34,59,82],"be":[35,60],"implemented":[36],"in":[37,49],"variety":[39],"materials":[41],"and/or":[42],"process":[43],"technologies,":[44],"has":[46],"been":[47],"demonstrated":[48],"both":[50],"planar":[51],"non-planar":[53],"3D":[54],"architectures.":[55],"applied":[61],"to":[62],"create":[63],"\"Lego-like\"":[65],"design":[66,87,115],"kit":[67],"for":[68,84,117],"ultra-fast":[69],"proof-of-concept":[72],"system":[74,119],"verification.":[75,94],"Partitioning":[76],"sub-components":[77],"into":[78],"small,":[79],"inexpensive":[80],"\"chiplets\"":[81],"allow":[83],"much":[85],"faster":[86],"turns":[88],"greatly":[90],"reduced":[91],"first-pass":[92],"prototype":[93],"In":[95],"addition,":[96],"low-loss,":[99],"high-throughput":[100],"chip-to-chip":[101],"I/O":[102],"interconnects":[103],"while":[104],"reducing":[105],"size,":[106],"weight,":[107],"power":[109],"requirements,":[110],"lessening":[111],"the":[112,122],"burden":[113],"trade-offs":[116],"hardware":[118],"designers":[120],"developing":[121],"next":[123],"generation":[124],"microelectronic":[126],"systems.":[127]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}