{"id":"https://openalex.org/W2532349170","doi":"https://doi.org/10.1145/2989081.2989113","title":"Reliability and Performance Trade-off Study of Heterogeneous Memories","display_name":"Reliability and Performance Trade-off Study of Heterogeneous Memories","publication_year":2016,"publication_date":"2016-10-03","ids":{"openalex":"https://openalex.org/W2532349170","doi":"https://doi.org/10.1145/2989081.2989113","mag":"2532349170"},"language":"en","primary_location":{"id":"doi:10.1145/2989081.2989113","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2989081.2989113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008457208","display_name":"Manish Gupta","orcid":"https://orcid.org/0000-0001-9671-1605"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manish Gupta","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049757945","display_name":"David Roberts","orcid":"https://orcid.org/0000-0002-7793-6101"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Roberts","raw_affiliation_strings":["AMD Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Research","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009884317","display_name":"Mitesh R. Meswani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mitesh Meswani","raw_affiliation_strings":["AMD Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Research","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061044305","display_name":"Vilas Sridharan","orcid":"https://orcid.org/0000-0002-2944-2799"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vilas Sridharan","raw_affiliation_strings":["RAS Architecture Advanced Micro Devices, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RAS Architecture Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065583627","display_name":"Dean M. Tullsen","orcid":"https://orcid.org/0000-0003-3174-9316"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dean Tullsen","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078959213","display_name":"Rajesh K. Gupta","orcid":"https://orcid.org/0000-0002-6489-7633"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Gupta","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of California San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4482,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.53346418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"395","last_page":"401"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8310286998748779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7265938520431519},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6422032713890076},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5226190686225891},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4715414345264435},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.4650581479072571},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4390369653701782},{"id":"https://openalex.org/keywords/data-reliability","display_name":"Data reliability","score":0.42917120456695557},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.42905017733573914},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.348885178565979},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22905713319778442},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16974765062332153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11978238821029663},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.10293182730674744}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8310286998748779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7265938520431519},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6422032713890076},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5226190686225891},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4715414345264435},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.4650581479072571},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4390369653701782},{"id":"https://openalex.org/C2988402297","wikidata":"https://www.wikidata.org/wiki/Q65558817","display_name":"Data reliability","level":2,"score":0.42917120456695557},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.42905017733573914},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.348885178565979},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22905713319778442},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16974765062332153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11978238821029663},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.10293182730674744},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2989081.2989113","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2989081.2989113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1558516248","https://openalex.org/W1975698617","https://openalex.org/W2013626513","https://openalex.org/W2016979414","https://openalex.org/W2034861439","https://openalex.org/W2036853599","https://openalex.org/W2040379684","https://openalex.org/W2069273723","https://openalex.org/W2091907331","https://openalex.org/W2092212481","https://openalex.org/W2102362134","https://openalex.org/W2121256363","https://openalex.org/W2122249806","https://openalex.org/W2127178251","https://openalex.org/W2127745296","https://openalex.org/W2133066652","https://openalex.org/W2170715115","https://openalex.org/W2240238332","https://openalex.org/W2244255571","https://openalex.org/W2326201358","https://openalex.org/W2530338776","https://openalex.org/W2998208529","https://openalex.org/W4239813889","https://openalex.org/W4245276998","https://openalex.org/W6667941287"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W4238754064","https://openalex.org/W2898989424","https://openalex.org/W4242495027","https://openalex.org/W2155373950","https://openalex.org/W2044064773","https://openalex.org/W4285257158","https://openalex.org/W2003312212","https://openalex.org/W2145210935","https://openalex.org/W2138825797"],"abstract_inverted_index":{"Heterogeneous":[0,140],"memories,":[1],"organized":[2],"as":[3,73,75],"die-stacked":[4,41],"in-package":[5,93,118],"and":[6,23,29,61,86,137],"off-package":[7],"memory,":[8],"have":[9,26],"been":[10,50],"a":[11,132],"focus":[12],"of":[13,45,89,139,179],"attention":[14],"by":[15,34,112],"the":[16,36,83,91,125,147],"computer":[17],"architects":[18],"to":[19,31,39,82,107,116,130,175],"improve":[20],"memory":[21,67],"bandwidth":[22],"capacity.":[24],"Researchers":[25],"explored":[27],"methods":[28],"organizations":[30],"optimize":[32],"performance":[33,111,138,157],"increasing":[35,113],"access":[37,114,171],"rate":[38,115,172],"faster":[40],"memory.":[42,119],"Unfortunately,":[43],"reliability":[44,68,136,162],"such":[46],"arrangements":[47],"has":[48],"not":[49],"studied":[51],"carefully":[52],"thus":[53],"making":[54],"them":[55],"less":[56],"attractive":[57],"for":[58,156],"data":[59,129],"centers":[60],"mission-critical":[62],"systems.":[63,181],"Field":[64],"studies":[65],"show":[66],"depends":[69],"on":[70,76,135],"device":[71],"physics":[72],"well":[74],"error":[77],"correction":[78],"codes":[79],"(ECC).":[80],"Due":[81],"capacity,":[84],"latency,":[85],"energy":[87],"costs":[88],"ECC,":[90],"performance-critical":[92],"memories":[94],"may":[95,158],"favor":[96],"weaker":[97],"ECC":[98],"solutions":[99],"than":[100],"off-chip.":[101],"Moreover,":[102],"these":[103],"systems":[104],"are":[105],"optimized":[106],"run":[108],"at":[109],"peak":[110],"high-performance":[117],"In":[120],"this":[121],"paper,":[122],"authors":[123],"use":[124],"real-world":[126],"DRAM":[127],"failure":[128],"conduct":[131],"trade-off":[133],"study":[134],"Memory":[141],"Architectures":[142],"(HMA).":[143],"This":[144,165],"paper":[145],"illustrates":[146],"problem":[148],"that":[149],"an":[150,169],"HMA":[151],"system":[152],"which":[153],"only":[154],"optimizes":[155],"suffer":[159],"from":[160],"impaired":[161],"over":[163],"time.":[164],"work":[166],"also":[167],"proposes":[168],"age-aware":[170],"control":[173],"algorithm":[174],"ensure":[176],"reliable":[177],"operation":[178],"long-running":[180]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}