{"id":"https://openalex.org/W2533918634","doi":"https://doi.org/10.1145/2989081.2989109","title":"DRAMScale","display_name":"DRAMScale","publication_year":2016,"publication_date":"2016-10-03","ids":{"openalex":"https://openalex.org/W2533918634","doi":"https://doi.org/10.1145/2989081.2989109","mag":"2533918634"},"language":"en","primary_location":{"id":"doi:10.1145/2989081.2989109","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2989081.2989109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032065701","display_name":"Krishna T. Malladi","orcid":"https://orcid.org/0000-0002-3789-2255"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Krishna T. Malladi","raw_affiliation_strings":["Samsung Semiconductor, Inc"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor, Inc","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103523400","display_name":"Uksong Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Uksong Kang","raw_affiliation_strings":["Samsung Semiconductor, Inc"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor, Inc","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012432339","display_name":"Manu Awasthi","orcid":"https://orcid.org/0000-0002-5616-9679"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Manu Awasthi","raw_affiliation_strings":["Samsung Semiconductor, Inc"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor, Inc","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046896624","display_name":"Hongzhong Zheng","orcid":"https://orcid.org/0000-0001-7696-9799"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hongzhong Zheng","raw_affiliation_strings":["Samsung Semiconductor, Inc"],"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor, Inc","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032065701"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58668167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"325","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8866199254989624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7807984352111816},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7478028535842896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5414168834686279},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5001459121704102},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48404186964035034},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4833221435546875},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.46914616227149963},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4115646481513977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2701544165611267},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.261922687292099},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.24896621704101562},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.22699326276779175},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.20318269729614258},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.1638912558555603},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15807214379310608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08761432766914368}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8866199254989624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7807984352111816},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7478028535842896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5414168834686279},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5001459121704102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48404186964035034},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4833221435546875},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.46914616227149963},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4115646481513977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2701544165611267},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.261922687292099},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.24896621704101562},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.22699326276779175},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.20318269729614258},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1638912558555603},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15807214379310608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08761432766914368}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2989081.2989109","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2989081.2989109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Second International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1963998358","https://openalex.org/W1990928142","https://openalex.org/W2002896418","https://openalex.org/W2031961381","https://openalex.org/W2129991978","https://openalex.org/W2143735664","https://openalex.org/W2169370030","https://openalex.org/W2189465200"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W2800626838","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W4386903460","https://openalex.org/W2080843961"],"abstract_inverted_index":{"New":[0],"resistive":[1],"memory":[2,76,80],"technologies":[3],"promise":[4],"scalability":[5],"and":[6,15,32,61,82],"non-volatility":[7],"but":[8],"suffer":[9],"from":[10],"longer,":[11],"asymmetric":[12],"read-write":[13],"latencies":[14],"lower":[16],"endurance,":[17],"placing":[18],"the":[19],"burden":[20],"of":[21],"system":[22,77],"design":[23],"on":[24],"architects.":[25],"In":[26],"order":[27],"to":[28,53,72],"avoid":[29],"such":[30],"pitfalls":[31],"still":[33],"provision":[34],"for":[35],"exascale":[36],"data":[37],"requirements":[38],"using":[39],"a":[40,63,74],"much":[41],"faster":[42],"DRAM":[43,55,66],"technology,":[44],"we":[45],"introduce":[46],"DRAMScale.":[47],"It":[48],"features":[49],"three":[50],"novel":[51],"mechanisms":[52],"increase":[54],"density":[56],"while":[57],"complementing":[58],"technology":[59],"scaling":[60],"creating":[62],"new":[64],"capacity-optimized":[65],"system.":[67],"Such":[68],"optimizations":[69],"enable":[70],"us":[71],"build":[73],"two-tier":[75],"that":[78],"meets":[79],"latency":[81],"capacity":[83],"requirements.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-10-28T00:00:00"}