{"id":"https://openalex.org/W2549463639","doi":"https://doi.org/10.1145/2987386.2987398","title":"Enabling Hybrid PCM Memory System with Inherent Memory Management","display_name":"Enabling Hybrid PCM Memory System with Inherent Memory Management","publication_year":2016,"publication_date":"2016-10-11","ids":{"openalex":"https://openalex.org/W2549463639","doi":"https://doi.org/10.1145/2987386.2987398","mag":"2549463639"},"language":"en","primary_location":{"id":"doi:10.1145/2987386.2987398","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2987386.2987398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Research in Adaptive and Convergent Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104172512","display_name":"Yu-Ming Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098366","display_name":"Institute of Information Science, Academia Sinica","ror":"https://ror.org/00z83z196","country_code":"TW","type":"facility","lineage":["https://openalex.org/I4210098366","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Ming Chang","raw_affiliation_strings":["Institute of Information Science, Academia Sinica, Taipei, Taiwan, R.O.C","Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Information Science, Academia Sinica, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210098366"]},{"raw_affiliation_string":"Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073534245","display_name":"Yuan-Hao Chang","orcid":"https://orcid.org/0000-0002-1282-2111"},"institutions":[{"id":"https://openalex.org/I4210098366","display_name":"Institute of Information Science, Academia Sinica","ror":"https://ror.org/00z83z196","country_code":"TW","type":"facility","lineage":["https://openalex.org/I4210098366","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Hao Chang","raw_affiliation_strings":["Institute of Information Science, Academia Sinica, Taipei, Taiwan, R.O.C","Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Information Science, Academia Sinica, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210098366"]},{"raw_affiliation_string":"Macronix International Co., Ltd., Emerging System Lab., Hsinchu, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047602900","display_name":"Hsiu-Chang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiu-Chang Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056407308","display_name":"Tei\u2010Wei Kuo","orcid":"https://orcid.org/0000-0003-1974-0394"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tei-Wei Kuo","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5104172512"],"corresponding_institution_ids":["https://openalex.org/I4210098366"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59243935,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.880097508430481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878066897392273},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5972420573234558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5413581728935242},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4967973530292511},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4957805573940277},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.48622432351112366},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4773278832435608},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4524648189544678},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4519176781177521},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.41873985528945923},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4062395989894867},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35278645157814026},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3369235396385193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3320472240447998},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.11952543258666992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10124978423118591},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08325967192649841}],"concepts":[{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.880097508430481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878066897392273},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5972420573234558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5413581728935242},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4967973530292511},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4957805573940277},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.48622432351112366},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4773278832435608},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4524648189544678},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4519176781177521},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.41873985528945923},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4062395989894867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35278645157814026},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3369235396385193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3320472240447998},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.11952543258666992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10124978423118591},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08325967192649841},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2987386.2987398","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2987386.2987398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Research in Adaptive and Convergent Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1984418330","https://openalex.org/W2020244191","https://openalex.org/W2036548030","https://openalex.org/W2048581837","https://openalex.org/W2048588974","https://openalex.org/W2092885536","https://openalex.org/W2102449048","https://openalex.org/W2104070819","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2123728009","https://openalex.org/W2130657217","https://openalex.org/W2135393827","https://openalex.org/W2146831155","https://openalex.org/W2155462575","https://openalex.org/W2462134012","https://openalex.org/W3009544624","https://openalex.org/W3143418657"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W3048967625","https://openalex.org/W2354036839","https://openalex.org/W2056436264","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4238754064","https://openalex.org/W2019238062","https://openalex.org/W3214959647","https://openalex.org/W1554378476"],"abstract_inverted_index":{"Replacing":[0],"the":[1,22,31,36,45,50,54,67,85,98,101,108,121,129,146,155,165],"traditional":[2],"volatile":[3],"main":[4,68,90],"memory,":[5],"e.g.,":[6],"DRAM,":[7],"with":[8,175],"a":[9,17,60,78,94,150],"non-volatile":[10],"phase":[11],"change":[12],"memory":[13,69,79,91,131],"(PCM)":[14],"has":[15],"become":[16],"possible":[18],"solution":[19],"to":[20,82,92,173],"reduce":[21,30],"energy":[23],"consumption":[24],"of":[25,34,39,70,87,103,113,133],"computing":[26,71,105],"systems.":[27,72],"To":[28],"further":[29],"bit":[32],"cost":[33,99],"PCM,":[35],"development":[37],"trend":[38],"PCM":[40,62,110,115,152],"goes":[41],"from":[42,63],"single-level-cell":[43],"(SLC)":[44],"multi-level-cell":[46],"(MLC)":[47],"technology.":[48],"However,":[49],"worse":[51],"endurance":[52],"and":[53,100,116,163],"intolerable":[55],"long":[56],"write":[57],"latency":[58],"hinder":[59],"MLC":[61,117,177],"being":[64],"used":[65],"as":[66],"In":[73,119],"this":[74],"work,":[75],"we":[76],"propose":[77],"management":[80,132],"design":[81,123,148],"facilitate":[83],"enabling":[84],"use":[86],"hybrid":[88,109,151],"PCMas":[89],"achieve":[93],"better":[95],"trade-off":[96],"between":[97],"performance":[102,158],"PCM-based":[104],"systems,":[106],"where":[107],"is":[111],"composed":[112],"SLC":[114],"PCM.":[118,178],"particular,":[120],"proposed":[122,147],"can":[124,153],"be":[125],"seamlessly":[126],"integrated":[127],"into":[128],"inherent":[130],"modern":[134],"operation":[135],"systems":[136,174],"without":[137],"additional":[138],"hardware":[139],"components.":[140],"The":[141],"evaluation":[142],"results":[143],"show":[144],"that":[145],"over":[149],"improve":[154],"average":[156],"read/write":[157],"for":[159,167],"almost":[160],"10":[161],"times":[162],"extend":[164],"lifetime":[166],"more":[168],"than":[169],"32":[170],"times,":[171],"compared":[172],"pure":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}