{"id":"https://openalex.org/W2531450434","doi":"https://doi.org/10.1145/2984393.2984406","title":"Source-Level Compiler Optimizations for High-Level Synthesis","display_name":"Source-Level Compiler Optimizations for High-Level Synthesis","publication_year":2016,"publication_date":"2016-09-25","ids":{"openalex":"https://openalex.org/W2531450434","doi":"https://doi.org/10.1145/2984393.2984406","mag":"2531450434"},"language":"en","primary_location":{"id":"doi:10.1145/2984393.2984406","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2984393.2984406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Georgios Dimitriou","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029231613","display_name":"Georgios Chatzianastasiou","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Chatzianastasiou","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046733238","display_name":"Apostolos Tsakyridis","orcid":"https://orcid.org/0000-0003-1498-4904"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Apostolos Tsakyridis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103219021","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-0178-2054"},"institutions":[{"id":"https://openalex.org/I149588736","display_name":"Technological Educational Institute of Central Macedonia","ror":"https://ror.org/01mw24p94","country_code":"GR","type":"education","lineage":["https://openalex.org/I149588736"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael Dossis","raw_affiliation_strings":["Dept. of Inf. Engineering, TEI of W. Macedonia, Kastoria, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Inf. Engineering, TEI of W. Macedonia, Kastoria, Greece","institution_ids":["https://openalex.org/I149588736"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075745979"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.3221,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59430932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9480881690979004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8653639554977417},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7091478109359741},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.664537787437439},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.5846691131591797},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5398257970809937},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.508047342300415},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4693036377429962},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.4131166338920593},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37295740842819214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3659418225288391},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.34472042322158813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2310710847377777},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.08247244358062744},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07887208461761475}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9480881690979004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8653639554977417},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7091478109359741},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.664537787437439},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.5846691131591797},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5398257970809937},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.508047342300415},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4693036377429962},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.4131166338920593},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37295740842819214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3659418225288391},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.34472042322158813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2310710847377777},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.08247244358062744},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07887208461761475}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2984393.2984406","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2984393.2984406","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/73333","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/73333","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM International Conference Proceeding Series","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1484383973","https://openalex.org/W1577039630","https://openalex.org/W1970392525","https://openalex.org/W1977813547","https://openalex.org/W1982480183","https://openalex.org/W1997358129","https://openalex.org/W2003983586","https://openalex.org/W2064422880","https://openalex.org/W2082085231","https://openalex.org/W2088111445","https://openalex.org/W2091452063","https://openalex.org/W2093842169","https://openalex.org/W2098515772","https://openalex.org/W2113480331","https://openalex.org/W2115572397","https://openalex.org/W2138092512","https://openalex.org/W2165187428"],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2094199724","https://openalex.org/W2083681681","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W4240253816","https://openalex.org/W2121223013","https://openalex.org/W2078984893","https://openalex.org/W2749133591","https://openalex.org/W3000589862"],"abstract_inverted_index":{"With":[0],"high-level":[1,14,27,107,131,154],"synthesis":[2,132],"becoming":[3],"the":[4,65,111,129,142,148],"preferred":[5],"method":[6],"for":[7,23,106],"hardware":[8,19,34,70,80,97],"design,":[9],"tools":[10,49],"that":[11,50,117],"operate":[12],"on":[13,79,121,141],"programming":[15,30,59],"languages":[16],"and":[17,109,146],"optimize":[18,56],"output":[20,96],"are":[21,38,58,136],"crucial":[22],"successful":[24],"synthesis.":[25,155],"In":[26,99],"synthesis,":[28,108],"conventional":[29],"language":[31,60,84,124],"codes":[32,37],"describe":[33],"behavior.":[35],"Those":[36],"translated":[39],"into":[40],"RTL-level":[41],"description":[42],"by":[43],"some":[44],"appropriate":[45],"tool.":[46,133],"Common":[47],"such":[48,151],"not":[51],"only":[52],"translate,":[53],"but":[54],"also":[55,88],"code,":[57],"compilers.":[61],"Compilers":[62],"can":[63,118],"make":[64],"transition":[66],"from":[67,138],"software":[68,77],"to":[69,74,92],"smooth,":[71],"allowing":[72],"programmers":[73],"use":[75],"their":[76],"skills":[78],"programming,":[81],"without":[82],"any":[83],"compromises.":[85],"Nonetheless,":[86],"compilers":[87],"utilize":[89],"optimization":[90],"techniques":[91],"obtain":[93],"a":[94],"better":[95],"description.":[98],"this":[100],"paper,":[101],"we":[102],"discuss":[103],"compiler":[104,115,125],"issues":[105],"present":[110],"results":[112,135],"of":[113,128,150],"several":[114],"transformations":[116,152],"be":[119],"implemented":[120],"our":[122],"C":[123],"front":[126],"end":[127],"CCC":[130],"The":[134],"taken":[137],"experiments":[139],"conducted":[140],"MPEG2":[143],"open-source":[144],"codes,":[145],"prove":[147],"importance":[149],"in":[153]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-10-21T00:00:00"}