{"id":"https://openalex.org/W2531448852","doi":"https://doi.org/10.1145/2968456.2968470","title":"Fast and cycle-accurate simulation of multi-threaded applications on SMP architectures using hybrid prototyping","display_name":"Fast and cycle-accurate simulation of multi-threaded applications on SMP architectures using hybrid prototyping","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2531448852","doi":"https://doi.org/10.1145/2968456.2968470","mag":"2531448852"},"language":"en","primary_location":{"id":"doi:10.1145/2968456.2968470","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2968456.2968470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112441744","display_name":"Ehsan Saboori","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ehsan Saboori","raw_affiliation_strings":["Concordia University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Concordia University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112441744"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1123754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7798618078231812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653422355651855},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.6551380157470703},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.591846227645874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5661237239837646},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5417504906654358},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5015053749084473},{"id":"https://openalex.org/keywords/co-simulation","display_name":"Co-simulation","score":0.5001220703125},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46707016229629517},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.4410158097743988},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37811279296875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28989580273628235},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.21008309721946716},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18071895837783813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13008743524551392}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7798618078231812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653422355651855},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.6551380157470703},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.591846227645874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5661237239837646},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5417504906654358},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5015053749084473},{"id":"https://openalex.org/C2780974030","wikidata":"https://www.wikidata.org/wiki/Q16951926","display_name":"Co-simulation","level":2,"score":0.5001220703125},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46707016229629517},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.4410158097743988},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37811279296875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28989580273628235},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.21008309721946716},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18071895837783813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13008743524551392},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2968456.2968470","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2968456.2968470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1515695673","https://openalex.org/W1522250664","https://openalex.org/W1554340369","https://openalex.org/W1969329158","https://openalex.org/W1975499774","https://openalex.org/W1978507093","https://openalex.org/W2029554472","https://openalex.org/W2059049661","https://openalex.org/W2066339098","https://openalex.org/W2089729293","https://openalex.org/W2103910872","https://openalex.org/W2105974337","https://openalex.org/W2139354295","https://openalex.org/W2155764480","https://openalex.org/W2547022751","https://openalex.org/W4255888795"],"related_works":["https://openalex.org/W2347727382","https://openalex.org/W2016877068","https://openalex.org/W2152989729","https://openalex.org/W2362699659","https://openalex.org/W2028781436","https://openalex.org/W3134451227","https://openalex.org/W2536916055","https://openalex.org/W2367722315","https://openalex.org/W3133495666","https://openalex.org/W2366183223"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32,46,51,58],"fast":[4],"and":[5,135],"cycle":[6],"accurate":[7],"simulation":[8,24,38,121,133,141],"environment":[9,25],"for":[10],"early":[11],"power-performance":[12],"analysis":[13],"of":[14,39,45,50,62,83,101,112,122,137],"multithreaded":[15],"applications":[16],"targeted":[17],"to":[18,118],"symmetric":[19],"multiprocessing":[20],"embedded":[21],"architectures.":[22],"Our":[23,126],"leverages":[26],"the":[27,63,67,73,99,113,120,130],"hybrid":[28,79,139],"prototyping":[29,80],"technique,":[30],"where":[31],"lightweight":[33],"emulation":[34,114],"kernel":[35],"performs":[36],"logical":[37],"multiple":[40],"identical":[41],"cores":[42],"on":[43,72,78,110],"top":[44,111],"single":[47],"physical":[48],"instance":[49],"core.":[52,75],"The":[53],"technique":[54],"does":[55],"not":[56],"require":[57],"detailed":[59],"timing":[60],"model":[61],"core":[64],"hardware":[65,108],"because":[66],"application":[68],"threads":[69],"execute":[70],"directly":[71],"target":[74],"Previous":[76],"work":[77],"supported":[81],"modeling":[82,92,100],"only":[84],"statically":[85],"scheduled":[86],"threads,":[87],"thereby":[88],"severely":[89],"limiting":[90],"its":[91],"capabilities.":[93],"In":[94],"this":[95],"work,":[96],"we":[97],"describe":[98],"dynamic":[102],"RTOS":[103],"scheduler":[104],"as":[105,107],"well":[106],"interrupts":[109],"kernel,":[115],"in":[116],"order":[117],"support":[119],"unmodified":[123],"multi-threaded":[124],"applications.":[125],"experimental":[127],"results":[128],"demonstrate":[129],"high":[131],"accuracy,":[132],"speed":[134],"scalability":[136],"our":[138],"prototyping-based":[140],"models.":[142]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}