{"id":"https://openalex.org/W2530146034","doi":"https://doi.org/10.1145/2968455.2968512","title":"ILP-based modulo scheduling for high-level synthesis","display_name":"ILP-based modulo scheduling for high-level synthesis","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2530146034","doi":"https://doi.org/10.1145/2968455.2968512","mag":"2530146034"},"language":"en","primary_location":{"id":"doi:10.1145/2968455.2968512","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2968455.2968512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010007635","display_name":"Julian Oppermann","orcid":"https://orcid.org/0000-0002-8073-720X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Julian Oppermann","raw_affiliation_strings":["Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089309971","display_name":"Melanie Reuter-Oppermann","orcid":"https://orcid.org/0000-0003-2231-7749"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Melanie Reuter-Oppermann","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088706361","display_name":"Oliver Sinnen","orcid":"https://orcid.org/0000-0002-1550-7416"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Oliver Sinnen","raw_affiliation_strings":["University of Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010007635"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":3.5431,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.92969252,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.9370638132095337},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8125752806663513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7389416098594666},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.7364426255226135},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6966655254364014},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6764829754829407},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.6344258785247803},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4810652732849121},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23930788040161133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21202322840690613},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.19248226284980774},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18798908591270447},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.11244359612464905},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.08375820517539978},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06785094738006592}],"concepts":[{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.9370638132095337},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8125752806663513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7389416098594666},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.7364426255226135},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6966655254364014},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6764829754829407},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.6344258785247803},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4810652732849121},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23930788040161133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21202322840690613},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.19248226284980774},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18798908591270447},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.11244359612464905},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.08375820517539978},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06785094738006592}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2968455.2968512","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2968455.2968512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:researchspace.auckland.ac.nz:2292/36378","is_oa":false,"landing_page_url":"https://hdl.handle.net/2292/36378","pdf_url":null,"source":{"id":"https://openalex.org/S7407055463","display_name":"ResearchSpace (University of Auckland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I154130895","host_organization_name":"University of Auckland","host_organization_lineage":["https://openalex.org/I154130895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2657305090","display_name":null,"funder_award_id":"609666","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W194531206","https://openalex.org/W1963718362","https://openalex.org/W1992908040","https://openalex.org/W1996464317","https://openalex.org/W2005055779","https://openalex.org/W2012114780","https://openalex.org/W2024494922","https://openalex.org/W2042579101","https://openalex.org/W2050504694","https://openalex.org/W2054652902","https://openalex.org/W2057807751","https://openalex.org/W2071189607","https://openalex.org/W2123412205","https://openalex.org/W2129151831","https://openalex.org/W2131065168","https://openalex.org/W2147088458","https://openalex.org/W2153185479","https://openalex.org/W2153732686","https://openalex.org/W2329383870","https://openalex.org/W4205878793","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1508051931","https://openalex.org/W2530146034","https://openalex.org/W4239489018","https://openalex.org/W2614194112","https://openalex.org/W2118578839","https://openalex.org/W2765564141","https://openalex.org/W2145890695","https://openalex.org/W1996464317","https://openalex.org/W3091672208","https://openalex.org/W2153937041"],"abstract_inverted_index":{"In":[0],"high-level":[1],"synthesis,":[2],"loop":[3,20],"pipelining":[4],"is":[5,40],"a":[6,23],"technique":[7],"to":[8,34,41],"improve":[9],"the":[10,29,43],"throughput":[11],"and":[12,46,55],"utilisation":[13],"of":[14,26,59],"hardware":[15],"datapaths":[16],"by":[17,64],"starting":[18],"new":[19],"iterations":[21],"after":[22],"fixed":[24],"amount":[25],"time,":[27],"called":[28],"initiation":[30],"interval":[31],"(II),":[32],"allowing":[33],"overlap":[35],"subsequent":[36],"iterations.":[37],"The":[38],"problem":[39],"find":[42],"smallest":[44],"II":[45],"corresponding":[47],"operation":[48],"schedule":[49],"that":[50],"fulfils":[51],"all":[52],"data":[53],"dependencies":[54],"resource":[56],"constraints,":[57],"both":[58],"which":[60],"are":[61],"usually":[62],"found":[63],"modulo":[65],"scheduling.":[66]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}