{"id":"https://openalex.org/W2516627871","doi":"https://doi.org/10.1145/2967938.2967954","title":"CAF","display_name":"CAF","publication_year":2016,"publication_date":"2016-08-31","ids":{"openalex":"https://openalex.org/W2516627871","doi":"https://doi.org/10.1145/2967938.2967954","mag":"2516627871"},"language":"en","primary_location":{"id":"doi:10.1145/2967938.2967954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2967954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Conference on Parallel Architectures and Compilation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100692711","display_name":"Yipeng Wang","orcid":"https://orcid.org/0000-0003-2092-8888"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yipeng Wang","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100339138","display_name":"Ren Wang","orcid":"https://orcid.org/0000-0002-6366-8898"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ren Wang","raw_affiliation_strings":["Intel Corperation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corperation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Andrew Herdrich","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Herdrich","raw_affiliation_strings":["Intel Corperation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corperation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083777680","display_name":"James Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tsai","raw_affiliation_strings":["Intel Corperation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corperation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061775189","display_name":"Yan Solihin","orcid":"https://orcid.org/0000-0002-8863-941X"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Solihin","raw_affiliation_strings":["North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100692711"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":3.221,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91776044,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"351","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8358776569366455},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6703891158103943},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6671271324157715},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5811654329299927},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5065869092941284},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5045617818832397},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4840618669986725},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.46630871295928955},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.464966356754303},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.44949716329574585},{"id":"https://openalex.org/keywords/software-defined-networking","display_name":"Software-defined networking","score":0.44581887125968933},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4427388608455658},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4115193784236908},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4012494385242462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3971901535987854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29242026805877686},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1737496554851532}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8358776569366455},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6703891158103943},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6671271324157715},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5811654329299927},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5065869092941284},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5045617818832397},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4840618669986725},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.46630871295928955},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.464966356754303},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.44949716329574585},{"id":"https://openalex.org/C77270119","wikidata":"https://www.wikidata.org/wiki/Q1655198","display_name":"Software-defined networking","level":2,"score":0.44581887125968933},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4427388608455658},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4115193784236908},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4012494385242462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3971901535987854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29242026805877686},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1737496554851532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967938.2967954","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2967954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Conference on Parallel Architectures and Compilation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W114517082","https://openalex.org/W1966054908","https://openalex.org/W1968005617","https://openalex.org/W1969805974","https://openalex.org/W1970077382","https://openalex.org/W1970702766","https://openalex.org/W1981393723","https://openalex.org/W1991220244","https://openalex.org/W2020214980","https://openalex.org/W2023816313","https://openalex.org/W2033031014","https://openalex.org/W2086070079","https://openalex.org/W2100750049","https://openalex.org/W2103772475","https://openalex.org/W2104861744","https://openalex.org/W2107194324","https://openalex.org/W2109722477","https://openalex.org/W2111397647","https://openalex.org/W2115008815","https://openalex.org/W2118231264","https://openalex.org/W2122465391","https://openalex.org/W2122698306","https://openalex.org/W2126465370","https://openalex.org/W2127547524","https://openalex.org/W2128294826","https://openalex.org/W2137299962","https://openalex.org/W2142729958","https://openalex.org/W2147657366","https://openalex.org/W2150073849","https://openalex.org/W2154717928","https://openalex.org/W2166151045","https://openalex.org/W2170382128","https://openalex.org/W2547440996","https://openalex.org/W3120740533","https://openalex.org/W4243825971","https://openalex.org/W4245607618","https://openalex.org/W7064312852"],"related_works":["https://openalex.org/W2145592252","https://openalex.org/W2407815036","https://openalex.org/W4255008187","https://openalex.org/W4250205214","https://openalex.org/W2036306661","https://openalex.org/W2143087414","https://openalex.org/W1797968800","https://openalex.org/W2105141138","https://openalex.org/W3216777841","https://openalex.org/W316086898"],"abstract_inverted_index":{"As":[0],"the":[1,16,74],"number":[2],"of":[3,19,59,107],"cores":[4,28,95],"in":[5,84],"a":[6,56],"multicore":[7],"system":[8],"increases,":[9],"core-to-core":[10],"(C2C)":[11],"communication":[12,41,68],"is":[13,30,81],"increasingly":[14],"limiting":[15],"performance":[17,52],"scaling":[18],"workloads":[20,64],"that":[21],"share":[22],"data":[23],"frequently.":[24],"The":[25],"traditional":[26],"way":[27],"communicate":[29],"by":[31,73],"using":[32,109],"shared":[33,39],"memory":[34,40],"space":[35],"between":[36],"them.":[37],"However,":[38],"fundamentally":[42],"involves":[43],"coherence":[44],"invalidations":[45],"and":[46,54,69,96],"cache":[47],"misses,":[48],"which":[49,80],"cause":[50],"large":[51],"overheads":[53],"incur":[55,65],"high":[57],"amount":[58],"network":[60],"traffic.":[61],"Many":[62],"important":[63],"significant":[66],"C2C":[67],"are":[70],"affected":[71],"significantly":[72],"costs,":[75],"including":[76],"pipelined":[77],"packet":[78],"processing":[79,108],"widely":[82],"used":[83],"software-based":[85],"networking":[86],"solutions.":[87],"In":[88],"these":[89],"workloads,":[90],"threads":[91],"run":[92],"on":[93],"different":[94,105],"pass":[97],"packets":[98],"from":[99],"one":[100],"core":[101],"to":[102],"another":[103],"for":[104],"stages":[106],"software":[110],"queues.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2016-09-16T00:00:00"}