{"id":"https://openalex.org/W2501476751","doi":"https://doi.org/10.1145/2967938.2967942","title":"Tardis 2.0","display_name":"Tardis 2.0","publication_year":2016,"publication_date":"2016-08-31","ids":{"openalex":"https://openalex.org/W2501476751","doi":"https://doi.org/10.1145/2967938.2967942","mag":"2501476751"},"language":"en","primary_location":{"id":"doi:10.1145/2967938.2967942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2967942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Conference on Parallel Architectures and Compilation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1721.1/115327","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100734491","display_name":"Xiangyao Yu","orcid":"https://orcid.org/0009-0001-0785-2519"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiangyao Yu","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040452780","display_name":"Hongzhe Liu","orcid":"https://orcid.org/0000-0003-2314-5272"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hongzhe Liu","raw_affiliation_strings":["Algonquin Regional High School, Northborough, MA, USA"],"affiliations":[{"raw_affiliation_string":"Algonquin Regional High School, Northborough, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057761916","display_name":"Ethan Zou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143528","display_name":"Lexington City Schools","ror":"https://ror.org/043f52r95","country_code":"US","type":"education","lineage":["https://openalex.org/I4210143528"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ethan Zou","raw_affiliation_strings":["Lexington High School, Lexington, MA, USA"],"affiliations":[{"raw_affiliation_string":"Lexington High School, Lexington, MA, USA","institution_ids":["https://openalex.org/I4210143528"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100734491"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":2.2518,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87377034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8345240950584412},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7712694406509399},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7288953065872192},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.668059766292572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6108028888702393},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5914833545684814},{"id":"https://openalex.org/keywords/timestamp","display_name":"Timestamp","score":0.5814718008041382},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5015547275543213},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.4787987172603607},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.45739468932151794},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4447743594646454},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.42985284328460693},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4224732220172882},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.42192208766937256},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42109307646751404},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33880698680877686},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.300834059715271},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2969398498535156},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2616373896598816},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.20579344034194946},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.17017468810081482},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.12374112010002136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11950653791427612}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8345240950584412},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7712694406509399},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7288953065872192},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.668059766292572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6108028888702393},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5914833545684814},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.5814718008041382},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5015547275543213},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.4787987172603607},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.45739468932151794},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4447743594646454},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.42985284328460693},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4224732220172882},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.42192208766937256},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42109307646751404},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33880698680877686},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.300834059715271},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2969398498535156},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2616373896598816},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.20579344034194946},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.17017468810081482},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.12374112010002136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11950653791427612},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2967938.2967942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967938.2967942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2016 International Conference on Parallel Architectures and Compilation","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.mit.edu:1721.1/115327","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/115327","pdf_url":"http://hdl.handle.net/1721.1/115327","source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT Web Domain","raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:dspace.mit.edu:1721.1/115327","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/115327","pdf_url":"http://hdl.handle.net/1721.1/115327","source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT Web Domain","raw_type":"Article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2501476751.pdf","grobid_xml":"https://content.openalex.org/works/W2501476751.grobid-xml"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W372848735","https://openalex.org/W1252105715","https://openalex.org/W1480006450","https://openalex.org/W1542985837","https://openalex.org/W1769402780","https://openalex.org/W1885534640","https://openalex.org/W1985386844","https://openalex.org/W1997576530","https://openalex.org/W2028918287","https://openalex.org/W2044902313","https://openalex.org/W2054739713","https://openalex.org/W2056639008","https://openalex.org/W2081698031","https://openalex.org/W2085773946","https://openalex.org/W2097621668","https://openalex.org/W2100399943","https://openalex.org/W2126603706","https://openalex.org/W2128445648","https://openalex.org/W2137196255","https://openalex.org/W2139397536","https://openalex.org/W2145021036","https://openalex.org/W2152450729","https://openalex.org/W2152812436","https://openalex.org/W2155063683","https://openalex.org/W2158551169","https://openalex.org/W2161522487","https://openalex.org/W2163490397","https://openalex.org/W2170293694","https://openalex.org/W2173730676","https://openalex.org/W2176864362","https://openalex.org/W2293464548","https://openalex.org/W2394555589","https://openalex.org/W2739649174","https://openalex.org/W2999610704","https://openalex.org/W3137220996","https://openalex.org/W4232372659","https://openalex.org/W4248575726","https://openalex.org/W6612724254","https://openalex.org/W6670838485","https://openalex.org/W6675232287"],"related_works":["https://openalex.org/W1906213980","https://openalex.org/W2135741511","https://openalex.org/W1539379314","https://openalex.org/W2107914397","https://openalex.org/W2234392215","https://openalex.org/W2341293993","https://openalex.org/W1567251989","https://openalex.org/W2081698031","https://openalex.org/W4285717824","https://openalex.org/W3148387930"],"abstract_inverted_index":{"Cache":[0],"coherence":[1,30],"scalability":[2],"is":[3],"a":[4,27],"big":[5],"challenge":[6],"in":[7],"shared":[8],"memory":[9,53],"systems.":[10],"Traditional":[11],"protocols":[12],"do":[13],"not":[14],"scale":[15],"due":[16,67],"to":[17,68,80],"the":[18,49,76],"storage":[19],"and":[20,38,71],"traffic":[21,63],"overhead":[22],"of":[23],"cache":[24,33],"invalidation.":[25],"Tardis,":[26],"recently":[28],"proposed":[29],"protocol,":[31,45],"removes":[32],"invalidation":[34],"using":[35],"logical":[36],"timestamps":[37],"achieves":[39],"excellent":[40],"scalability.":[41],"The":[42],"original":[43],"Tardis":[44,58],"however,":[46],"only":[47],"supports":[48],"Sequential":[50],"Consistency":[51],"(SC)":[52],"model,":[54],"limiting":[55],"its":[56],"applicability.":[57],"also":[59],"incurs":[60],"extra":[61],"network":[62],"on":[64],"some":[65],"benchmarks":[66],"renew":[69],"messages,":[70],"has":[72],"suboptimal":[73],"performance":[74],"when":[75],"program":[77],"uses":[78],"spinning":[79],"communicate":[81],"between":[82],"threads.":[83]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2016-08-23T00:00:00"}