{"id":"https://openalex.org/W2520653450","doi":"https://doi.org/10.1145/2967878.2973278","title":"Power and delay analysis of various C-element topologies","display_name":"Power and delay analysis of various C-element topologies","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2520653450","doi":"https://doi.org/10.1145/2967878.2973278","mag":"2520653450"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2973278","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2973278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100980778","display_name":"Shruti Sharma","orcid":"https://orcid.org/0000-0002-5639-6847"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shruti Sharma","raw_affiliation_strings":["University School Of Information and Communication Technology, Guru Gobind Singh Indraprastha University (GGSIPU), Delhi, India"],"affiliations":[{"raw_affiliation_string":"University School Of Information and Communication Technology, Guru Gobind Singh Indraprastha University (GGSIPU), Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100980778"],"corresponding_institution_ids":["https://openalex.org/I105454292"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08793793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7037326097488403},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6887706518173218},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.613554060459137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.607865035533905},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.58444744348526},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5802075862884521},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5612875819206238},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5564516186714172},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5537232756614685},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4997420310974121},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4807126820087433},{"id":"https://openalex.org/keywords/element","display_name":"Element (criminal law)","score":0.41600799560546875},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3616654872894287},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31095099449157715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28649646043777466},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16956719756126404},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08860111236572266},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07185813784599304},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06442427635192871}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7037326097488403},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6887706518173218},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.613554060459137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.607865035533905},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.58444744348526},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5802075862884521},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5612875819206238},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5564516186714172},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5537232756614685},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4997420310974121},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4807126820087433},{"id":"https://openalex.org/C200288055","wikidata":"https://www.wikidata.org/wiki/Q2621792","display_name":"Element (criminal law)","level":2,"score":0.41600799560546875},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3616654872894287},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31095099449157715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28649646043777466},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16956719756126404},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08860111236572266},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07185813784599304},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06442427635192871},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2973278","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2973278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1539335665","https://openalex.org/W1570043190","https://openalex.org/W1862469596","https://openalex.org/W1982882557","https://openalex.org/W2002992486","https://openalex.org/W2043507797","https://openalex.org/W2073076521","https://openalex.org/W2092755219","https://openalex.org/W2148339609","https://openalex.org/W2150872535","https://openalex.org/W2153317824","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W2372402010","https://openalex.org/W2165341302","https://openalex.org/W1984298705","https://openalex.org/W2363153189","https://openalex.org/W4247130854","https://openalex.org/W2098419840","https://openalex.org/W2243536805","https://openalex.org/W2766377030","https://openalex.org/W2152365648"],"abstract_inverted_index":{"With":[0],"the":[1,22,47,64,78,111],"fact":[2],"demonstrated":[3],"through":[4],"various":[5],"applications,":[6],"asynchronous":[7,69],"circuits":[8,37],"have":[9,42],"proved":[10],"to":[11,38,45,105],"own":[12],"great":[13],"potential":[14],"for":[15,31],"low-power":[16],"and":[17,34,94,96,108,116,123],"high-performance":[18],"design":[19,46,121],"solutions":[20],"over":[21],"past":[23],"few":[24],"years.":[25],"Thereby,":[26],"in":[27,63,71,119],"an":[28],"increasing":[29],"concern":[30],"low":[32,48],"power":[33,49,109],"high":[35],"speed":[36],"develop":[39],"new":[40],"ways":[41],"been":[43,57],"culminated":[44],"VLSI":[50],"circuits.":[51,74],"The":[52],"C-element":[53,83],"logic":[54,92],"gate":[55],"has":[56],"used":[58],"as":[59],"a":[60],"primitive":[61],"element":[62],"construction":[65],"of":[66,68,81,110],"most":[67],"controls":[70],"silicon":[72],"integrated":[73],"This":[75],"work":[76],"compares":[77],"performance":[79],"evaluation":[80],"different":[82],"topologies":[84],"implemented":[85],"which":[86],"are":[87,97],"synthesised":[88],"using":[89,101],"sequential":[90],"digital":[91],"gates":[93],"latches":[95],"simulated":[98],"at":[99],"gate-level":[100],"Xilinx-ISE":[102],"12.1":[103],"tool":[104],"provide":[106],"delay":[107],"same,":[112],"together":[113],"with":[114],"simple":[115],"easy":[117],"integration":[118],"advance":[120],"flows":[122],"processes.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}