{"id":"https://openalex.org/W2520249613","doi":"https://doi.org/10.1145/2967878.2967915","title":"Power model analysis using variable rate clock network in CMOS processor","display_name":"Power model analysis using variable rate clock network in CMOS processor","publication_year":2016,"publication_date":"2016-07-06","ids":{"openalex":"https://openalex.org/W2520249613","doi":"https://doi.org/10.1145/2967878.2967915","mag":"2520249613"},"language":"en","primary_location":{"id":"doi:10.1145/2967878.2967915","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045811241","display_name":"T. Joby Titus","orcid":"https://orcid.org/0000-0001-8262-9918"},"institutions":[{"id":"https://openalex.org/I4210099837","display_name":"Sri Ramakrishna Institute of Paramedical Sciences","ror":"https://ror.org/01t413275","country_code":"IN","type":"healthcare","lineage":["https://openalex.org/I4210099837"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Joby Titus","raw_affiliation_strings":["Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore","institution_ids":["https://openalex.org/I4210099837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006770800","display_name":"V. Vijayakumari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Vijayakumari","raw_affiliation_strings":["Department of ECE, Sri Krishna College of Technology, Coimbatore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Sri Krishna College of Technology, Coimbatore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114182333","display_name":"B. Saranya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210099837","display_name":"Sri Ramakrishna Institute of Paramedical Sciences","ror":"https://ror.org/01t413275","country_code":"IN","type":"healthcare","lineage":["https://openalex.org/I4210099837"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Saranya","raw_affiliation_strings":["Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Sri Ramakrishna Institute of Technology, Coimbatore","institution_ids":["https://openalex.org/I4210099837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039276907","display_name":"V.S. Sanjana Devi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V.S. Sanjana Devi","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Sri Krishna College of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Sri Krishna College of Technology","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08737448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6991556882858276},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.68187016248703},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6293055415153503},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5944246053695679},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5808886885643005},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5644447803497314},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5246434807777405},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.47483283281326294},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.43901512026786804},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4350054860115051},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4281052350997925},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.42797189950942993},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3956754207611084},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.36579668521881104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3620579242706299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2177073061466217},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08659973740577698},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07596293091773987}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6991556882858276},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.68187016248703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6293055415153503},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5944246053695679},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5808886885643005},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5644447803497314},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5246434807777405},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47483283281326294},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.43901512026786804},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4350054860115051},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4281052350997925},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.42797189950942993},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3956754207611084},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.36579668521881104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3620579242706299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2177073061466217},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08659973740577698},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07596293091773987},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2967878.2967915","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2967878.2967915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Computing Communication and Networking Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1963807856","https://openalex.org/W1965379144","https://openalex.org/W1976157380","https://openalex.org/W1992543720","https://openalex.org/W2001769995","https://openalex.org/W2005361138","https://openalex.org/W2019921636","https://openalex.org/W2028407134","https://openalex.org/W2043620677","https://openalex.org/W2055990800","https://openalex.org/W2064465644","https://openalex.org/W2067676571","https://openalex.org/W2073039296","https://openalex.org/W2091384027","https://openalex.org/W2101039607","https://openalex.org/W2127158262","https://openalex.org/W2130269768","https://openalex.org/W2130949272"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W3006003651","https://openalex.org/W2337711143","https://openalex.org/W2090213929","https://openalex.org/W3199387640","https://openalex.org/W2617666058"],"abstract_inverted_index":{"In":[0],"this":[1,66],"paper,":[2],"we":[3],"present":[4],"a":[5,11,27],"variable":[6,32,61],"node":[7],"clock":[8,23,34,48,63],"network":[9,25,35],"and":[10,73],"power":[12,17,54,72],"model":[13],"to":[14,38,45,56],"estimate":[15,57],"leakage":[16],"in":[18,71,75],"CMOS":[19,77],"processor.":[20,78],"Design":[21],"of":[22],"delivery":[24],"is":[26,36],"constrained":[28],"optimization":[29,67],"problem.":[30],"A":[31],"rate":[33,62],"provided":[37],"reduce":[39],"unwanted":[40],"switching":[41],"as":[42,44],"well":[43],"limit":[46],"active":[47],"routing":[49],"network.":[50],"We":[51],"propose":[52],"two":[53],"models":[55],"processor":[58],"performance":[59,74],"under":[60],"signal.":[64],"Overall":[65],"method":[68],"provides":[69],"improved":[70],"current":[76]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}